5秒后页面跳转
CY8C5588LTI-114 PDF预览

CY8C5588LTI-114

更新时间: 2024-02-08 06:37:25
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
102页 2766K
描述
Multifunction Peripheral, CMOS, 8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68

CY8C5588LTI-114 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68针数:68
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84地址总线宽度:
边界扫描:YES总线兼容性:USB
最大时钟频率:80 MHz外部数据总线宽度:
JESD-30 代码:S-XQCC-N68JESD-609代码:e4
长度:8 mm湿度敏感等级:3
I/O 线路数量:48端子数量:68
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC68,.32SQ,16封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8/5 V认证状态:Not Qualified
RAM(字数):32768ROM大小(位):262144 Bits
座面最大高度:1 mm子类别:Other Microprocessor ICs
最大供电电压:5.5 V最小供电电压:1.71 V
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.4 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20紫外线可擦:N
宽度:8 mmBase Number Matches:1

CY8C5588LTI-114 数据手册

 浏览型号CY8C5588LTI-114的Datasheet PDF文件第4页浏览型号CY8C5588LTI-114的Datasheet PDF文件第5页浏览型号CY8C5588LTI-114的Datasheet PDF文件第6页浏览型号CY8C5588LTI-114的Datasheet PDF文件第8页浏览型号CY8C5588LTI-114的Datasheet PDF文件第9页浏览型号CY8C5588LTI-114的Datasheet PDF文件第10页 
PRELIMINARY  
PSoC® 5: CY8C55 Family Datasheet  
Figure 2-3. 100-pin TQFP Part Pinout  
(TRACEDATA[1], GPIO) P2[5]  
(TRACEDATA[2], GPIO) P2[6]  
(TRACEDATA[3], GPIO) P2[7]  
Vddio0  
1
2
3
4
5
6
75  
74  
P0[3] (GPIO, OpAmp0-/Extref0)  
P0[2] (GPIO, OpAmp0+)  
P0[1] (GPIO, OpAmp0out)  
73  
72  
71  
Lines show Vddio  
to I/O supply  
association  
(I2C0: SCL, SIO) P12[4]  
(I2C0: SDA, SIO) P12[5]  
(GPIO) P6[4]  
P0[0] (GPIO, OpAmp2out)  
P4[1] (GPIO)  
P4[0] (GPIO)  
P12[3] (SIO)  
P12[2] (SIO)  
Vssd  
70  
69  
(GPIO) P6[5]  
(GPIO) P6[6]  
(GPIO) P6[7]  
7
8
9
68  
67  
66  
65  
10  
Vssb  
Ind  
Vboost  
Vbat  
Vdda  
Vssa  
11  
12  
13  
14  
15  
16  
17  
64  
63  
Vcca  
NC  
TQFP  
Vssd  
XRES  
(GPIO) P5[0]  
(GPIO) P5[1]  
62  
61  
60  
NC  
NC  
NC  
NC  
59  
58  
57  
56  
55  
(GPIO) P5[2]  
(GPIO) P5[3]  
(TMS, SWDIO, GPIO) P1[0]  
18  
19  
20  
21  
22  
NC  
P15[3] (GPIO, kHz XTAL: Xi)  
P15[2] (GPIO, kHz XTAL: Xo)  
(TCK, SWDCK, GPIO) P1[1]  
(configurable XRES, GPIO) P1[2]  
(TDO, SWV, GPIO) P1[3]  
P12[1] (SIO, I2C1: SDA)  
P12[0] (SIO, I2C1: SCL)  
P3[7] (GPIO, OpAmp3out)  
54  
53  
52  
51  
23  
(TDI, GPIO) P1[4]  
(nTRST, GPIO) P1[5]  
24  
25  
P3[6] (GPIO, OpAmp1out)  
Figure 2-4 and Figure 2-5 on page 8 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal  
analog performance on a two-layer board.  
The two pins labeled VDDD must be connected together.  
The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-4 and Power System on  
page 20. The trace between the two VCCD pins should be as short as possible.  
The two pins labeled VSSD must be connected together.  
Notes  
5. Pins are No Connect (NC) on devices without USB. NC means that the pin has no electrical connection. The pin can be left floating or tied to a supply voltage or ground.  
6. The center pad on the QFN package should be connected to digital ground (V  
) for best mechanical, thermal, and electrical performance. If not connected to ground,  
SSD  
it should be electrically floated and not connected to any other signal.  
Document Number: 001-44094 Rev. *J  
Page 7 of 102  
[+] Feedback  

与CY8C5588LTI-114相关器件

型号 品牌 描述 获取价格 数据表
CY8C5588LTI-114ES0 CYPRESS Multifunction Peripheral, CMOS, 8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68

获取价格

CY8C5588PVI-065 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, SSOP-48

获取价格

CY8C5588PVI-067 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, SSOP-48

获取价格

CY8C5588PVI-115 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, ROHS COMPLAINT, SSOP-48

获取价格

CY8C5588PVI-115ES0 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, ROHS COMPLAINT, SSOP-48

获取价格

CY8C5666AXI-LP001 CYPRESS Programmable System-on-Chip (PSoC®)

获取价格