PRELIMINARY
PSoC®3: CY8C38 Family Data Sheet
Programmable System-on-Chip (PSoC®)
General Description
With its unique array of configurable blocks, PSoC®3 is a true system level solution providing MCU, memory, analog, and digital
peripheral functions in a single chip. The CY8C38 family offers a modern method of signal acquisition, signal processing, and control
with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to
ultrasonic signals. The CY8C38 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The
CY8C38 family is also a high performance configurable digital system with some part numbers including interfaces such as USB,
multi-master I2C, and CAN. In addition to communication interfaces, the CY8C38 family has an easy to configure logic array, flexible
routing to all I/O pins, and a high performance single cycle 8051 microprocessor core. Designers can easily create system level
designs using a rich library of prebuilt components and boolean primitives using PSoC® Creator™, a hierarchical schematic design
entry tool. The CY8C38 family provides unparalleled opportunities for analog and digital bill of materials integration while easily
accommodating last minute design changes through simple firmware updates.
Features
Single cycle 8051 CPU core
• Many others available in catalog
Library of advanced peripherals
• Cyclic Redundancy Check (CRC)
• Pseudo Random Sequence (PRS) generator
• LIN Bus 2.0
• Quadrature decoder
Analog peripherals (1.71V ≤ Vdda ≤ 5.5V)
DC to 67 MHz operation[1]
Multiply and divide instructions
Flash program memory, up to 64 KB, 100,000 write cycles,
20 years retention, multiple security features
Up to 8 KB Flash ECC or configuration storage
Up to 8 KB SRAM memory
Up to 2 KB EEPROM memory, 1M cycles, 20 years retention
24 channel DMA with multilayer AHB bus access
• Programmable chained descriptors and priorities
• High bandwidth 32-bit transfer support
1.024V±0.1% internal voltage reference across -40°C to
+85°C (14 ppm/°C)
Configurable Delta-Sigma ADC with 12 to 20-bit resolution[1]
• Sample rates up to 192 ksps
Low voltage, ultra low power
• Programmable gain stage: x0.25 to x16
Wide operating voltage range: 0.5V to 5.5V
High efficiency boost regulator from 0.5V input to 1.8V-5.0V
output
330 µA at 1 MHz, 1.2 mA at 6 MHz, 5.6 mA at 40 MHz
Low power modes including:
• 200 nA hibernate mode with RAM retention and LVD
• 12-bit mode, 192 ksps, 70 dB SNR, 1 bit INL/DNL
• 16-bit mode, 48 ksps, 90 dB SNR, 1 bit INL/DNL
67 MHz, 24-bit fixed point digital filter block (DFB) to
implement FIR and IIR filters[1]
Up to four 8-bit, 8 Msps IDACs or 1 Msps VDACs
Four comparators with 75 ns response time
Up to four uncommitted opamps with 25 mA drive capability
Up to four configurable multifunction analog blocks. Example
configurations are PGA, TIA, Mixer, and Sample and Hold
• 1 µA sleep mode with real time clock and low voltage reset
Versatile I/O system
28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO[1]
)
Programming, debug, and trace
JTAG (4 wire), Serial Wire Debug (SWD) (2 wire), and Single
Wire Viewer (SWV) interfaces
Any GPIO to any digital or analog peripheral routability
LCD direct drive from any GPIO, up to 46x16 segments[1]
1.2V to 5.5V I/O interface voltages, up to 4 domains
Maskable, independent IRQ on any pin or port
Schmitt trigger TTL inputs
All GPIO configurable as open drain high/low, pull up/down,
High-Z, or strong output
Configurable GPIO pin state at power on reset (POR)
25 mA sink on SIO
8 address and 1 data breakpoint
4 KB instruction trace buffer
Bootloader programming supportable through I2C, SPI,
UART, USB, and other interfaces
Precision, programmable clocking
1 to 66 MHz internal ±1% oscillator (over full temperature and
voltage range) with PLL
Digital peripherals
4 to 33 MHz crystal oscillator for crystal PPM accuracy
Internal PLL clock generation up to 67 MHz
32.768 kHz watch crystal oscillator
20 to 24 programmable PLD based Universal Digital Blocks
Full CAN 2.0b 16 RX, 8 TX buffers[1]
Full-speed (FS) USB 2.0 12 Mbps using internal oscillator[1]
Up to four 16-bit configurable timer, counter, and PWM blocks
Library of standard peripherals
Low power internal oscillator at 1 kHz, 100 kHz
Temperature and packaging
• 8, 16, 24, and 32-bit timers, counters, and PWMs
-40°C to +85°C degrees industrial temperature
48-pin SSOP, 48-pin QFN, 68-pin QFN, and 100-pin TQFP
package options
• SPI, UART, I2C
Note
1. This feature on select devices only. See Ordering Information on page 93 for details.
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document Number: 001-11729 Rev. *I
Revised December 03, 2009
[+] Feedback
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
