PSoC® Mixed-Signal Array
Preliminary Data Sheet
Automotive:
CY8C21323
Features
■ Powerful Harvard Architecture Processor
■ M8C Processor Speeds to 12 MHz
■ Low Power at High Speed
■ Flexible On-Chip Memory
■ Precision, Programmable Clocking
■ Internal ±4% 24 MHz Oscillator
■ 4K Flash Program Storage 100 Erase/Write
Cycles
■ Internal Oscillator for Watchdog and Sleep
■ 256 Bytes SRAM Data Storage
■ In-System Serial Programming (ISSP™)
■ Partial Flash Updates
■ 4.75V to 5.25V Operating Voltage
■ Programmable Pin Configurations
■ 25 mA Drive on All GPIO
■ Automotive Temperature Range:
-40°C to +125°C
■ Flexible Protection Modes
■ Pull Up, Pull Down, High Z, Strong, or Open
■ Advanced Peripherals (PSoC Blocks)
■ 4 Analog Type “E” PSoC Blocks Provide:
- 2 Comparators with DAC Refs
Drain Drive Modes on All GPIO
■ Complete Development Tools
■ Up to 8 Analog Inputs on GPIO
■ Configurable Interrupt on All GPIO
■ Free Development Software
- Single or Dual 8-Bit 8:1 ADC
(PSoC™ Designer)
■ 4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
■ Full-Featured, In-Circuit Emulator and
■ Additional System Resources
Programmer
■ I2C™ Master, Slave and Multi-Master to
■ Full Speed Emulation
400 kHz
- Full-Duplex UART, SPI™ Master or Slave
- Connectable to All GPIO Pins
■ Complex Breakpoint Structure
■ 128 Bytes Trace Memory
■ Watchdog and Sleep Timers
■ User-Configurable Low Voltage Detection
■ Integrated Supervisory Circuit
■ Complex Peripherals by Combining Blocks
■ On-Chip Precision Voltage Reference
PSoC™ Functional Overview
The PSoC® family consists of many Mixed-Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable component. A
PSoC device includes configurable blocks of analog and digital
logic, as well as programmable interconnect. This architecture
allows the user to create customized peripheral configurations,
to match the requirements of each individual application. Addi-
tionally, a fast CPU, Flash program memory, SRAM data mem-
ory, and configurable IO are included in a range of convenient
pinouts.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: the Core, the System Resources, the Digital
System, and the Analog System. Configurable global bus
resources allow all the device resources to be combined into a
complete custom system. Each PSoC device includes four digi-
tal blocks. Depending on the PSoC package, up to two analog
comparators and up to 16 general purpose IO (GPIO) are also
included. The GPIO provide access to the global digital and
analog interconnects.
The PSoC Core
The PSoC Core is a powerful engine that supports a rich
instruction set. It encompasses SRAM for data storage, an
interrupt controller, sleep and watchdog timers, and IMO (inter-
nal main oscillator) and ILO (internal low speed oscillator). The
January 16, 2006
© Cypress Semiconductor Corp. 2005 — Document No. 001-06161 Rev. **
1
[+] Feedback