Datasheet > 存储 > FIFO> CY7C4235V-15JCR

CY7C4235V-15JCR

更新时间： 2024-02-07 01:42:54

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		先进先出芯片
页数	文件大小	规格书
20页	564K
描述
FIFO, 2KX18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C4235V-15JCR 技术参数

生命周期：	Obsolete	零件包装代码：	LCC
包装说明：	QCCJ,	针数：	68
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.32.00.71	风险等级：	5.77
Is Samacsys：	N	最长访问时间：	11 ns
其他特性：	RETRANSMIT	周期时间：	15 ns
JESD-30 代码：	S-PQCC-J68	长度：	24.2316 mm
内存密度：	36864 bit	内存宽度：	18
功能数量：	1	端子数量：	68
字数：	2048 words	字数代码：	2000
工作模式：	SYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	2KX18
输出特性：	3-STATE	可输出：	YES
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
并行/串行：	PARALLEL	认证状态：	Not Qualified
座面最大高度：	5.08 mm	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
宽度：	24.2316 mm	Base Number Matches：	1

CY7C4235V-15JCR 数据手册

CY7C4425V /4205V/4215V CY7C4225V /4235V/4245V64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

CY7C4225V/4205V/4215V

CY7C4425V/4235V/4245V

64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

Features

Functional Description

• 3.3V operation for low power consumption and easy

integration into low-voltage systems

The CY7C42X5V are high-speed, low-power, first-in first-out

(FIFO) memories with clocked read and write interfaces. All

are 18 bits wide. The CY7C42X5V can be cascaded to

increase FIFO depth. Programmable features include Almost

Full/Almost Empty flags. These FIFOs provide solutions for a

wide variety of data buffering needs, including high-speed data

acquisition, multiprocessor interfaces, and communications

buffering.

• High-speed, low-power, first-in first-out (FIFO)

memories

• 64 x 18 (CY7C4425V)

• 256 x 18 (CY7C4205V)

• 512 x 18 (CY7C4215V)

• 1K x 18 (CY7C4225V)

• 2K x 18 (CY7C4235V)

• 4K x 18 (CY7C4245V)

• 0.65µ CMOS

These FIFOs have 18-bit input and output ports that are

controlled by separate clock and enable signals. The input port

is controlled by a Free-Running Clock (WCLK) and a Write

Enable pin (WEN).

When WEN is asserted, data is written into the FIFO on the

rising edge of the WCLK signal. While WEN is held active, data

is continually written into the FIFO on each cycle. The output

port is controlled in a similar manner by a Free-Running Read

Clock (RCLK) and a Read Enable pin (REN). In addition, the

CY7C42X5V have an Output Enable pin (OE). The read and

write clocks may be tied together for single-clock operation or

the two clocks may be run independently for asynchronous

read/write applications. Clock frequencies up to 66 MHz are

achievable.

• High-speed 67-MHz operation (15-ns read/write cycle

times)

• Low power

— I_CC= 30 mA

• 5V tolerant inputs (V_{IH MAX}= 5V)

• Fully asynchronous and simultaneous read and write

operation

Retransmit and Synchronous Almost Full/Almost Empty flag

features are available on these devices.

• Empty, Full, HalfFull, andprogrammableAlmostEmpty

and Almost Full status flags

Depth expansion is possible using the Cascade Input (WXI,

RXI), Cascade Output (WXO, RXO), and First Load (FL) pins.

The WXO and RXO pins are connected to the WXI and RXI

pins of the next device, and the WXO and RXO pins of the last

device should be connected to the WXI and RXI pins of the

first device. The FL pin of the first device is tied to V_SSand the

• TTL-compatible

• Retransmit function

• Output Enable (OE) pin

• Independent read and write enable pins

• Supports free-running 50% duty cycle clock inputs

• Width-Expansion Capability

FL pin of all the remaining devices should be tied to V_CC

The CY7C42X5V provides five status pins. These pins are

decoded to determine one of five states: Empty, Almost Empty,

Half Full, Almost Full, and Full (see Table 2). The Half Full flag

shares the WXO pin. This flag is valid in the stand-alone and

width-expansion configurations. In the depth expansion, this

pin provides the expansion out (WXO) information that is used

to signal the next FIFO when it will be activated.

• Depth-Expansion Capability

• 64-pin 14 × 14 TQFP and 64-pin 10 × 10 STQFP

• Pb-Free packages available

The Empty and Full flags are synchronous, i.e., they change

state relative to either the Read Clock (RCLK) or the write

clock (WCLK). When entering or exiting the Empty states, the

flag is updated exclusively by the RCLK. The flag denoting Full

states is updated exclusively by WCLK. The synchronous flag

architecture guarantees that the flags will remain valid from

one clock cycle to the next. As mentioned previously, the

Almost Empty/Almost Full flags become synchronous if the

_CC/SMODE is tied to V_SS. All configurations are fabricated

using an advanced 0.65µ P-Well CMOS technology. Input

ESD protection is greater than 2001V, and latch-up is

prevented by the use of guard rings.

Cypress Semiconductor Corporation

Document #: 38-06029 Rev. *C

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised September 7, 2005

12 3 4 5 6 7...20

下载PDF

与CY7C4235V-15JCR相关器件

型号	品牌	描述	获取价格	数据表
CY7C4235V-15JCT	CYPRESS	FIFO, 2KX18, 11ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68	获取价格
CY7C4235V-25ASC	CYPRESS	64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs	获取价格
CY7C4235V-25JC	CYPRESS	暂无描述	获取价格
CY7C4235V-25JCR	CYPRESS	FIFO, 2KX18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68	获取价格
CY7C4235V-25JCT	CYPRESS	FIFO, 2KX18, 15ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68	获取价格
CY7C4235V-35ASC	CYPRESS	64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs	获取价格

与CY7C4235V-15JCR相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

1
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4235V-15JCR

CY7C4235V-15JCR 技术参数

CY7C4235V-15JCR 数据手册

与CY7C4235V-15JCR相关器件

与CY7C4235V-15JCR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4235V-15JCR

CY7C4235V-15JCR 技术参数

CY7C4235V-15JCR 数据手册

与CY7C4235V-15JCR相关器件

与CY7C4235V-15JCR相关文章

您还可以找

您在本页遇到什么问题？