5秒后页面跳转
CY7C225A-30DC PDF预览

CY7C225A-30DC

更新时间: 2024-02-24 06:52:28
品牌 Logo 应用领域
其他 - ETC 内存集成电路输入元件可编程只读存储器OTP只读存储器电动程控只读存储器
页数 文件大小 规格书
10页 317K
描述
EPROM|512X8|CMOS|DIP|24PIN|CERAMIC

CY7C225A-30DC 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:24
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.41
最长访问时间:15 nsJESD-30 代码:R-PDIP-T24
内存密度:4096 bit内存集成电路类型:OTP ROM
内存宽度:8功能数量:1
端子数量:24字数:512 words
字数代码:512工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512X8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL认证状态:Not Qualified
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子位置:DUAL
Base Number Matches:1

CY7C225A-30DC 数据手册

 浏览型号CY7C225A-30DC的Datasheet PDF文件第2页浏览型号CY7C225A-30DC的Datasheet PDF文件第3页浏览型号CY7C225A-30DC的Datasheet PDF文件第4页浏览型号CY7C225A-30DC的Datasheet PDF文件第5页浏览型号CY7C225A-30DC的Datasheet PDF文件第6页浏览型号CY7C225A-30DC的Datasheet PDF文件第7页 
25A  
CY7C225A  
512 x 8 Registered PROM  
Direct replacement for bipolar PROMs  
Capable of withstanding greater than 2001V static  
discharge  
Features  
• CMOS for optimum speed/power  
• High speed  
Functional Description  
— 18 ns address set-up  
The CY7C225A is a high-performance 512 word by 8 bit elec-  
trically programmable read only memory packaged in a slim  
300-mil plastic or hermetic DIP, 28-pin leadless chip carrier,  
and 28-pin PLCC. The memory cells utilize proven EPROM  
floating gate technology and byte-wide intelligent program-  
ming algorithms.  
— 12 ns clock to output  
• Low power  
— 495 mW (commercial)  
— 660 mW (military)  
• Synchronous and asynchronous output enables  
• On-chip edge-triggered registers  
• Buffered common PRESET and CLEAR inputs  
• EPROM technology, 100% programmable  
• Slim300-mil, 24-pinplasticor hermeticDIP, 28-pinLCC,  
or 28-pin PLCC  
5V ±10% VCC, commercial and military  
TTL-compatible I/O  
The CY7C225A replaces bipolar devices and offers the advan-  
tages of lower power, superior performance, and high pro-  
gramming yield. The EPROM cell requires only 12.5V for the  
supervoltage and low current requirements allow for gang pro-  
gramming. The EPROM cells allow for each memory location  
to be tested 100%, as each location is written into, erased, and  
repeatedly exercised prior to encapsulation. Each PROM is  
also tested for AC performance to guarantee that after custom-  
er programming the product will meet AC specification limits.  
Logic Block Diagram  
Pin Configurations  
DIP  
Top View  
O
O
7
A
0
1
24  
A
V
CC  
7
A
1
2
3
4
5
6
A
23  
22  
21  
6
A
8
6
ROW  
A
5
PS  
PROGRAMMABLE  
ARRAY  
A
2
ADDRESS  
MULTIPLEXER  
A
4
E
O
O
5
A
3
A
20  
19  
3
CLR  
8-BIT  
EDGE-  
TRIGGERED  
REGISTER  
E
S
A
2
A
4
4
A
1
7
18  
17  
16  
CP  
ADDRESS  
DECODER  
A
5
A
0
8
O
7
O
6
O
5
O
3
O
O
9
0
1
2
A
6
10  
11  
12  
15  
14  
O
2
O
1
O
O
O
A
7
4
COLUMN  
ADDRESS  
GND  
13  
3
A
8
LCC/PLCC  
Top View  
O
0
S
R
CP  
PS  
CLR  
CP  
3
2 1 2827  
4
26  
25  
E
CLR  
A
4
5
6
7
8
9
A
24  
23  
22  
21  
20  
19  
3
E
S
A
2
CP  
NC  
O
A
1
E
S
A
0
NC  
7
10  
11  
O
0
O
6
E
12 131415161718  
Selection Guide  
7C225A-18  
7C225A-25  
7C225A-30  
7C225A-35  
7C225A-40  
Minimum Address Set-Up Time (ns)  
Maximum Clock to Output (ns)  
18  
12  
90  
25  
12  
30  
15  
35  
20  
40  
25  
Maximum Operating  
Current (mA)  
Commercial  
Military  
90  
90  
90  
120  
120  
120  
120  
Cypress Semiconductor Corporation  
Document #: 38-04001 Rev. **  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Revised March 4, 2002  

与CY7C225A-30DC相关器件

型号 品牌 描述 获取价格 数据表
CY7C225A-30DMB ROCHESTER 512X8 OTPROM, 15ns, CDIP24, 0.300 INCH, SLIM, HERMETIC SEALED, CERDIP-24

获取价格

CY7C225A-30JC CYPRESS 512 x 8 Registered PROM

获取价格

CY7C225A-30JCR CYPRESS OTP ROM, 512X8, 15ns, CMOS, PQCC28, PLASTIC, LCC-28

获取价格

CY7C225A-30JI CYPRESS OTP ROM, 512X8, CMOS, PQCC28, PLASTIC, LCC-28

获取价格

CY7C225A-30JI ROCHESTER 512 X 8 OTPROM, PQCC28, PLASTIC, LCC-28

获取价格

CY7C225A-30PC ETC x8 EPROM

获取价格