Datasheet > CY7C006A_12

CY7C006A_12

更新时间： 2024-09-30 12:21:15

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
22页	703K
描述
32 K/16 K Ã 8, 16 K Ã 9 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C006A_12 数据手册

CY7C007A32 K/16 K × 8, 16 K × 9

Dual-Port Static RAM

CY7C006A/CY7C007A

CY7C016A/CY7C017A

32 K/16 K × 8, 16 K × 9

Dual-Port Static RAM

32 K/16

K × 8, 16 K × 9 Dual-Port Static RAM

■ Automatic power-down

Features

■ Expandable data bus to 16/18 bits or more using

Master/Slave chip select when using more than one

device

■ True dual-ported memory cells which allow simultaneous

access of the same memory location

■ 16 K × 8 organization (CY7C006A)

■ 32 K × 8 organization (CY7C007A)

■ 16 K × 9 organization (CY7C016A)

■ 32 K × 9 organization (CY7C017A)

■ 0.35-micron CMOS for optimum speed/power

■ High-speed access: 12^[1]/15/20 ns

■ On-chip arbitration logic

■ Semaphores included to permit software handshaking

between ports

■ INT flags for port-to-port communication

■ Pin select for Master or Slave

■ Commercial temperature range

■ Available in 68-pin PLCC (CY7C006A, CY7C007A and

CY7C017A), 64-pinTQFP(CY7C006A), andin80-pinTQFP

(CY7C007A and CY7C016A)

■ Low operating power

❐ Active: I_CC= 180 mA (typical)

❐ Standby: I_SB3= 0.05 mA (typical)

■ Pb-Free packages available

■ Fully asynchronous operation

Logic Block Diagram

R/W_L

R/W_R

CE_R

CE_L

OE_L

OE_R

8/9

[2]

8/9

[2]

I/O_0L–I/O_7/8L

I/O_0R–I/O_7/8R

I/O

Control

I/O

Control

14/15

Address

Decode

Address

Decode

True Dual-Ported

[4]

A_0L–A_13/14L

A_0R–A_13/14R

RAM Array

14/15

[4]

_0L–A_13/14L

A_0R–A_13/14R

CE_R

CE_L

Interrupt

Semaphore

Arbitration

OE_L

OE_R

R/W_L

SEM_L

R/W_R

SEM_R

^[3]BUSY_R

INT_R

[3]

BUSY_L

INT_L

Notes

M/S

1. See page 7 for Load Conditions.

2. I/O –I/O for x8 devices; I/O –I/O for x9 devices.

3. BUSY is an output in master mode and an input in slave mode.

4. A –A for 16K; A –A for 32K devices.

Cypress Semiconductor Corporation

Document Number: 38-06045 Rev. *F

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised December 17, 2010

[+] Feedback

12 3 4 5 6 7...22

中文翻译

下载PDF

与CY7C006A_12相关器件

型号	品牌	获取价格	描述	数据表
CY7C006A_13	CYPRESS	获取价格	16 K Ã 8 Dual-Port Static RAM
CY7C006A-12AC	CYPRESS	获取价格	32K/16K x8, 32K/16K x9 Dual-Port Static RAM
CY7C006A-12AXC	CYPRESS	获取价格	Dual-Port SRAM, 16KX8, 12ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
CY7C006A-12JC	CYPRESS	获取价格	32K/16K x8, 32K/16K x9 Dual-Port Static RAM
CY7C006A-12JXC	CYPRESS	获取价格	Dual-Port SRAM, 16KX8, 12ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C006A-15AC	CYPRESS	获取价格	32K/16K x8, 32K/16K x9 Dual-Port Static RAM
CY7C006A-15ACT	CYPRESS	获取价格	Dual-Port SRAM, 16KX8, 15ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
CY7C006A-15AI	CYPRESS	获取价格	Dual-Port SRAM, 16KX8, 15ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
CY7C006A-15AXI	CYPRESS	获取价格	Dual-Port SRAM, 16KX8, 15ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
CY7C006A-15JC	CYPRESS	获取价格	32K/16K x8, 32K/16K x9 Dual-Port Static RAM

与CY7C006A_12相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C006A_12

CY7C006A_12 数据手册

与CY7C006A_12相关器件

与CY7C006A_12相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C006A_12

CY7C006A_12 数据手册

与CY7C006A_12相关器件

与CY7C006A_12相关文章

您还可以找

您在本页遇到什么问题？