5秒后页面跳转
CY7B991-2JCT PDF预览

CY7B991-2JCT

更新时间: 2024-02-07 06:32:02
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
19页 517K
描述
Programmable Skew Clock Buffer

CY7B991-2JCT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFJ包装说明:LCC-32
针数:32Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
风险等级:5.59Is Samacsys:N
系列:7B输入调节:STANDARD
JESD-30 代码:R-PQCC-J32JESD-609代码:e3
长度:13.97 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.046 A湿度敏感等级:3
功能数量:4反相输出次数:
端子数量:32实输出次数:4
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC32,.5X.6封装形状:RECTANGULAR
封装形式:CHIP CARRIER峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:0.7 ns
传播延迟(tpd):0.25 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.5 ns座面最大高度:3.556 mm
子类别:Clock Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:11.43 mm最小 fmax:80 MHz
Base Number Matches:1

CY7B991-2JCT 数据手册

 浏览型号CY7B991-2JCT的Datasheet PDF文件第2页浏览型号CY7B991-2JCT的Datasheet PDF文件第3页浏览型号CY7B991-2JCT的Datasheet PDF文件第4页浏览型号CY7B991-2JCT的Datasheet PDF文件第5页浏览型号CY7B991-2JCT的Datasheet PDF文件第6页浏览型号CY7B991-2JCT的Datasheet PDF文件第7页 
CY7B991  
CY7B992  
Programmable Skew Clock Buffer  
Features  
Functional Description  
All output pair skew <100 ps typical (250 maximum)  
3.75 to 80 MHz output operation  
The CY7B991 and CY7B992 Programmable Skew Clock Buffers  
(PSCB) offer user selectable control over system clock functions.  
These multiple output clock drivers provide the system integrator  
with functions necessary to optimize the timing of high perfor-  
mance computer systems. Each of the eight individual drivers,  
arranged in four pairs of user controllable outputs, can drive  
terminated transmission lines with impedances as low as 50Ω.  
They can deliver minimal and specified output skews and full  
swing logic levels (CY7B991 TTL or CY7B992 CMOS).  
User selectable output functions  
Selectable skew to 18 ns  
Inverted and non-inverted  
Operation at 12 and 14 input frequency  
Operation at 2x and 4x input frequency (input as low as 3.75  
MHz)  
Each output is hardwired to one of the nine delay or function  
configurations. Delay increments of 0.7 to 1.5 ns are determined  
by the operating frequency with outputs that skew up to ±6 time  
units from their nominal “zero” skew position. The completely  
integrated PLL allows cancellation of external load and trans-  
mission line delay effects. When this “zero delay” capability of the  
PSCB is combined with the selectable output skew functions,  
you can create output-to-output delays of up to ±12 time units.  
Zero input to output delay  
50% duty cycle outputs  
Outputs drive 50Ω terminated lines  
Low operating current  
32-pin PLCC/LCC package  
Jitter < 200 ps peak-to-peak (< 25 ps RMS)  
Divide-by-two and divide-by-four output functions are provided  
for additional flexibility in designing complex clock systems.  
When combined with the internal PLL, these divide functions  
enable distribution of a low frequency clock that are multiplied by  
two or four at the clock destination. This facility minimizes clock  
distribution difficulty, allowing maximum system clock speed and  
flexibility.  
Logic Block Diagram  
TEST  
PHASE  
FREQ  
DET  
FB  
VCO AND  
TIME UNIT  
GENERATOR  
FILTER  
REF  
FS  
4Q0  
4Q1  
4F0  
4F1  
SELECT  
INPUTS  
(THREE  
LEVEL)  
SKEW  
3Q0  
3F0  
3F1  
3Q1  
SELECT  
2Q0  
2F0  
2F1  
MATRIX  
2Q1  
1Q0  
1Q1  
1F0  
1F1  
Cypress Semiconductor Corporation  
Document Number: 38-07138 Rev. *B  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised June 22, 2007  

与CY7B991-2JCT相关器件

型号 品牌 描述 获取价格 数据表
CY7B991-2JXC CYPRESS Programmable Skew Clock Buffer

获取价格

CY7B991-2JXCT CYPRESS Programmable Skew Clock Buffer

获取价格

CY7B991-5 CYPRESS Programmable Skew Clock Buffer

获取价格

CY7B991-5JC CYPRESS Programmable Skew Clock Buffer

获取价格

CY7B991-5JCT CYPRESS Programmable Skew Clock Buffer

获取价格

CY7B991-5JI CYPRESS Programmable Skew Clock Buffer

获取价格