5秒后页面跳转
捷配首页

Datasheet > CY74FCT2543ATSOCG4
CY74FCT2543ATSOCG4 PDF预览

CY74FCT2543ATSOCG4

更新时间： 2024-02-22 07:02:59
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
14页 619K
描述
8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

CY74FCT2543ATSOCG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP24,.4针数：24
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.51控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：FCT
JESD-30 代码：R-PDSO-G24JESD-609代码：e4
长度：15.4 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.012 A湿度敏感等级：1
位数：8功能数量：1
端口数量：2端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE WITH SERIES RESISTOR输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP24,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TUBE
峰值回流温度（摄氏度）：260电源：5 V
Prop。Delay @ Nom-Sup：6.5 ns传播延迟（tpd）：8 ns
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A宽度：7.5 mm
Base Number Matches：1

CY74FCT2543ATSOCG4 数据手册

 浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第2页浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第3页浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第4页浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第5页浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第6页浏览型号CY74FCT2543ATSOCG4的Datasheet PDF文件第7页 
CY74FCT2543T  
8-BIT LATCHED TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCCS042C – SEPTEMBER 1994 – REVISED NOVEMBER 2001  
Q OR SO PACKAGE  
(TOP VIEW)  
Function and Pinout Compatible With FCT  
and F Logic  
25- Output Series Resistors to Reduce  
Transmission-Line Reflection Noise  
LEBA  
OEBA  
V
CC  
CEBA  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
2
Reduced V  
of Equivalent FCT Functions  
(Typically = 3.3 V) Versions  
A
0
B
3
OH  
0
A
B
1
4
1
A
2
B
5
Edge-Rate Control Circuitry for  
Significantly Improved Noise  
Characteristics  
2
A
B
3
6
3
A
4
B
7
4
A
B
5
8
5
I
Supports Partial-Power-Down Mode  
off  
A
6
B
9
6
Operation  
A
B
7
LEAB  
10  
11  
7
Matched Rise and Fall Times  
CEAB  
Fully Compatible With TTL Input and  
Output Logic Levels  
GND 12  
13 OEAB  
12-mA Output Sink Current  
15-mA Output Source Current  
Separation Controls for Data Flow in Each  
Direction  
Back-to-Back Latches for Storage  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
3-State Outputs  
description  
The CY74FCT2543T octal latched transceiver contains two sets of eight D-type latches. Separate latch enable  
(LEAB, LEBA) and output enable (OEAB, OEBA) inputs permit each latch set to have independent control of  
inputting and outputting in either direction of data flow. For example, for data flow from A to B, the A-to-B enable  
(CEAB) input must be low to enter data from A or to take data from B, as indicated in the function table. With  
CEAB low, a low signal on the A-to-B latch enable (LEAB) input makes the A-to-B latches transparent; a  
subsequent low-to-high transition of LEAB puts the A latches in the storage mode and their outputs no longer  
change with the A inputs. With CEAB and OEAB both low, the 3-state B output buffers are active and reflect  
data present at the output of the A latches. Control of data from B to A is similar, but uses CEAB, LEAB, and  
OEAB inputs. On-chip termination resistors at the outputs reduce system noise caused by reflections. The  
CY74FCT2543T can replace the CY74FCT543T to reduce noise in an existing design.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

CY74FCT2543ATSOCG4 替代型号

型号 品牌 替代类型 描述 数据表
74FCT2543ATSOCTG4 TI

完全替代

 8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS
CY74FCT2543ATSOCT TI

完全替代

 8-Bit Latched Transceiver
CY74FCT2543ATSOC TI

完全替代

 8-Bit Latched Transceiver

与CY74FCT2543ATSOCG4相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT2543ATSOCR CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN
CY74FCT2543ATSOCR TI

获取价格

 		FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
CY74FCT2543ATSOCT CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN
CY74FCT2543ATSOCT TI

获取价格

 		8-Bit Latched Transceiver
CY74FCT2543CTQCT TI

获取价格

 		8-Bit Latched Transceiver
CY74FCT2543CTQCTE4 TI

获取价格

 		8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS
CY74FCT2543CTQCTG4 TI

获取价格

 		8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS
CY74FCT2543CTSOC TI

获取价格

 		8-Bit Latched Transceiver
CY74FCT2543CTSOCE4 TI

获取价格

 		8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS
CY74FCT2543CTSOCG4 TI

获取价格

 		8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS

与CY74FCT2543ATSOCG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证