Datasheet > CY3732VP84-100NXC

CY3732VP84-100NXC

更新时间： 2025-07-21 05:28:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
64页	1733K
描述
5V, 3.3V, ISRTM High-Performance CPLDs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY3732VP84-100NXC 数据手册

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第2页

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第3页

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第4页

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第6页

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第7页

浏览型号CY3732VP84-100NXC的Datasheet PDF文件第8页

Ultra37000 CPLD Family

The buried macrocell also supports input register capability.

The buried macrocell can be configured to act as an input

associated with the neighboring macrocell. The output of all

buried macrocells is sent directly to the PIM regardless of its

configuration.

Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal

pull-up resistor, is a weak latch connected to the pin that does

not degrade the device’s performance. As a latch, bus-hold

maintains the last state of a pin when the pin is placed in a

high-impedance state, thus reducing system noise in

bus-interface applications. Bus-hold additionally allows

unused device pins to remain unconnected on the board,

which is particularly useful during prototyping as designers can

route new signals to the device without cutting trace connec-

tions to V_CCor GND. For more information, see the application

note Understanding Bus-Hold—A Feature of Cypress CPLDs.

I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The

I/O macrocell supports the same functions as the buried

macrocell with the addition of I/O capability. At the output of the

macrocell, a polarity control mux is available to select active

LOW or active HIGH signals. This has the added advantage

of allowing significant logic reduction to occur in many appli-

cations.

Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets

the output slew rate to fast or slow. For designs concerned with

meeting FCC emissions standards the slow edge provides for

lower system noise. For designs requiring very high perfor-

mance the fast edge rate provides maximum system perfor-

mance.

The Ultra37000 macrocell features a feedback path to the PIM

separate from the I/O pin input path. This means that if the

macrocell is buried (fed back internally only), the associated

I/O pin can still be used as an input.

I/O MACROCELL

FAST

FROM PTM

SLEW

C26

SLOW

0−16

PRODUCT

TERMS

C25

I/O CELL

D/T/L

“0”

“1”

DECODE

C2 C3

C0 C1C24

C6 C5

BURIED MACROCELL

FROM PTM

0−16

PRODUCT

TERMS

C25

D/T/L

DECODE

C2 C3

C0 C1C24

FEEDBACK TO PIM

ASYNCHRONOUS

BLOCK RESET

ASYNCHRONOUS

4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3)

1 ASYNCHRONOUS CLOCK(PTCLK)

OE0

OE1

BLOCK PRESET

Figure 2. I/O and Buried Macrocells

Document #: 38-03007 Rev. *D

Page 5 of 64

1 2 3 456 7 8...64

中文翻译

下载PDF

与CY3732VP84-100NXC相关器件

型号	品牌	获取价格	描述	数据表
CY3732VP84-100UXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-100YXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125AXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125BAXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125BBXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125BGXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125JXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125NTXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125NXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs
CY3732VP84-125UXC	CYPRESS	获取价格	5V, 3.3V, ISRTM High-Performance CPLDs

产品中心

服务支持

精选活动

关于我们

帮助中心

CY3732VP84-100NXC

CY3732VP84-100NXC 数据手册

与CY3732VP84-100NXC相关器件

与CY3732VP84-100NXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY3732VP84-100NXC

CY3732VP84-100NXC 数据手册

与CY3732VP84-100NXC相关器件

与CY3732VP84-100NXC相关文章

您还可以找

您在本页遇到什么问题？