CXD2508AQ/AR
Pin No.
Symbol
AVDD1
Description
I/O
R
Q
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
35
Analog power supply for DSP.
EFM signal input.
36 RF
I
37 BIAS
38 ASYI
39 ASYO
40 ASYE
41 WDCK
42 LRCK
43 LRCKI
44 PCMD
45 PCMDI
46 BCK
I
Constant current input of asymmetry compensation circuit.
Comparator voltage input of asymmetry compensation circuit.
EFM full-swing output (low = Vss, high = VDD).
I
O
I
Low: asymmetry compensation off; high: asymmetry compensation on.
D/A interface for 48-bit slot. Word clock (2Fs).
D/A interface for 48-bit slot. LR clock (Fs).
LR clock input for DAC. (48-bit slot)
D/A interface. Serial data (two's complement, MSB first).
Audio data input for DAC. (48-bit slot)
D/A interface. Bit clock.
O
O
I
O
I
O
I
47 BCKI
48 GTOP
49 XUGF
50 XPCK
51 GFS
Bit clock input for DAC. (48-bit slot)
GTOP output.
O
O
O
O
O
XUGF output.
XPLCK output.
GFS output.
52 RFCK
RFCK output.
53
VSS
GND.
54 C2PO
55 XROF
56 MNT3
57 MNT1
58 MNT0
59 FSTT
60 C4M
O
O
O
O
O
O
O
O
C2PO output.
XRAOF output.
MNT3 output.
MNT1 output.
MNT0 output.
2/3 frequency-divider output for Pins 73 and 74.
4.2336MHz output.
61 DOUT
Digital Out output.
Outputs high signal when the playback disc has emphasis, low signal when no
emphasis.
60
62 EMPH
O
61
62
63 EMPHI
64 WFCK
I
DAC de-emphasis on/off. High: on; low: off.
WFCK (write frame clock) output.
O
No-sound data detection output; high when no sound data is detected.
(Left channel)
63
64
65 ZEROL
O
No-sound data detection output; high when no sound data is detected.
(Right channel)
66 ZEROR
67 DTS1
O
I
65
66
Test pin 1 for DAC; normally low.
Digital power supply for DAC.
68
VDD
– 5 –