Datasheet > CP82C89Z

CP82C89Z

更新时间： 2024-02-25 06:19:10

品牌	Logo	应用领域
英特矽尔 - INTERSIL		外围集成电路光电二极管时钟
页数	文件大小	规格书
13页	317K
描述
CMOS Bus Arbiter

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CP82C89Z 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	DIP
包装说明：	DIP, DIP20,.3	针数：	20
Reach Compliance Code：	compliant	风险等级：	5.11
Is Samacsys：	N	总线兼容性：	8089; 80C88; 8088; 80C86; 8086
最大时钟频率：	8 MHz	JESD-30 代码：	R-PDIP-T20
JESD-609代码：	e3	长度：	25.895 mm
端子数量：	20	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	DIP	封装等效代码：	DIP20,.3
封装形状：	RECTANGULAR	封装形式：	IN-LINE
峰值回流温度（摄氏度）：	NOT APPLICABLE	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	5.33 mm
子类别：	System Interface Logic ICs	最大供电电压：	5.5 V
最小供电电压：	4.5 V	标称供电电压：	5 V
表面贴装：	NO	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Matte Tin (Sn) - annealed
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT APPLICABLE
宽度：	7.62 mm	uPs/uCs/外围集成电路类型：	SYSTEM INTERFACE LOGIC, BUS ARBITER AND CONTINUOUS SIGNAL GENERATOR
Base Number Matches：	1

CP82C89Z 数据手册

82C89

The IOB strapping option configures the 82C89 Bus Arbiter

into the IOB mode and the strapping option RESB

configures it into the RESB mode. It might be noted at this

point that if both strapping options are strapped false, the

arbiter interfaces the processor to a multi-master system bus

only (see Figure 4). With both options strapped true, the

arbiter interfaces the processor to a multi-master system

bus, a Resident Bus, and an I/O Bus.

Which Priority Resolving Technique To Use

There are advantages and disadvantages for each of the

techniques described above. The rotating priority resolving

technique requires substantial external logic to implement

while the serial technique uses no external logic but can

accommodate only a limited number of bus arbiters before the

daisy-chain propagation delay exceeds the multimaster’s

system bus clock (BCLK). The parallel priority resolving

technique is in general a good compromise between the other

two techniques. It allows for many arbiters to be present on

the bus while not requiring too much logic to implement.

In the IOB mode, the processor communicates and controls

a host of peripherals over the Peripheral Bus. When the I/O

Processor needs to communicate with system memory, it

does so over the system memory bus. Figure 5 shows a

possible I/O Processor system configuration.

82C89 Modes Of Operation

There are two types of processors for which the 82C89 will

provide support: An Input/Output processor (i.e. an NMOS

8089 IOP) and the 80C86, 80C88. Consequently, there are

two basic operating modes in the 82C89 bus arbiter. One,

the IOB (I/O Peripheral Bus) mode, permits the processor

access to both an I/O Peripheral Bus and a multi-master

system bus. The second, the RESB (Resident Bus mode),

permits the processor to communicate over both a Resident

Bus and a multi-master system bus. An I/O Peripheral Bus is

a bus where all devices on that bus, including memory, are

treated as I/O devices and are addressed by I/O commands.

All memory commands are directed to another bus, the

multi-master system bus. A Resident Bus can issue both

memory and I/O commands, but it is a distinct and separate

bus from the multi-master system bus. The distinction is that

the Resident Bus has only one master, providing full

The 80C86 and 80C88 processors can communicate with a

Resident Bus and a multi-master system bus. Two bus

controllers and only one Bus Arbiter would be needed in

such a configuration as shown in Figure 6. In such a system

configuration the processor would have access to memory

and peripherals of both busses. Memory mapping

techniques are applied to select which bus is to be

accessed. The SYSB/RESB input on the arbiter serves to

instruct the arbiter as to whether or not the system bus is to

be accessed. The signal connected to SYSB/RESB also

enables or disables commands from one of the bus

controllers. A summary of the modes that the 82C89 has,

along with its response to its status lines inputs, is shown in

Table 1.

availability and being dedicated to that one master.

FN2980.2

February 27, 2006

1 2 3 456 7 8...13

下载PDF

与CP82C89Z相关器件

型号	品牌	描述	获取价格	数据表
CP835N3C	JSMC	TO-220C	获取价格
CP835N3D	JSMC	TO-220MF-K1	获取价格
CP850N3C	JSMC	TO-220MF-K1	获取价格
CP85138	CUI	PELTIER MODU LE	获取价格
CP85238	CUI	PELTIER MODU LE	获取价格
CP85338	CUI	PELTIER MODU LE	获取价格

与CP82C89Z相关文章

深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2
高性能TDA7293音频功率放大器技术特性与应用分析
2024-06-03

2
STM32H743技术深度剖析与应用案例探索
2024-05-30

19
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

18

产品中心

服务支持

精选活动

关于我们

帮助中心

CP82C89Z

CP82C89Z 技术参数

CP82C89Z 数据手册

与CP82C89Z相关器件

与CP82C89Z相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CP82C89Z

CP82C89Z 技术参数

CP82C89Z 数据手册

与CP82C89Z相关器件

与CP82C89Z相关文章

您还可以找

您在本页遇到什么问题？