82C84A
AC Electrical Specifications
V
= +5V± 10%,
CC
= 0 C to +70 C (C82C84A),
o
o
T
T
T
A
A
A
o
o
= -40 C to +85 C (I82C84A),
o
o
= -55 C to +125 C (M82C84A)
LIMITS
(NOTE 1)
TEST
SYMBOL
PARAMETER
MIN
MAX
UNITS
CONDITIONS
TIMING REQUIREMENTS
(1) TEHEL
(2) TELEH
(3) TELEL
External Frequency HIGH Time
External Frequency LOW Time
EFI Period
13
13
36
2.4
35
35
35
0
-
-
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
90%-90% V
IN
IN
10%-10% V
-
XTAL Frequency
25
-
Note 2
(4) TR2VCL
(5) TR1VCH
(6) TR1VCL
(7) TCLR1X
(8) TAYVCL
(9) TCLAYX
(10) TA1VR1V
(11) TCLA1X
(12) TYHEH
(13) TEHYL
(14) TYHYL
(15) TI1HCL
(16) TCLI1H
TIMING RESPONSES
(17) TCLCL
(18) TCHCL
(19) TCLCH
RDY1, RDY2 Active Setup to CLK
RDY1, RDY2 Active Setup to CLK
RDY1, RDY2 Inactive Setup to CLK
RDY1, RDY2 Hold to CLK
ASYNC Setup to CLK
ASYNC = HIGH
ASYNC = LOW
-
-
-
50
0
-
ASYNC Hold to CLK
-
AEN1, AEN2 Setup to RDY1, RDY2
AEN1, AEN2 Hold to CLK
CSYNC Setup to EFI
15
0
-
-
20
20
-
CSYNC Hold to EFI
-
CSYNC Width
2 TELEL
65
-
RES Setup to CLK
-
Note 3
Note 3
RES Hold to CLK
20
-
CLK Cycle Period
CLK HIGH Time
125
(1/3 TCLCL) +2.0
(2/3 TCLCL) -15.0
-
-
-
ns
ns
ns
ns
Note 6
Note 6
CLK LOW Time
-
Note 6
(20) TCH1CH2
(21) TCL2CL1
CLK Rise or Fall Time
10
1.0V to 3.0V
(22) TPHPL
(23) TPLPH
(24) TRYLCL
(25) TRYHCH
(26) TCLIL
(27) TCLPH
(28) TCLPL
(29) TOLCH
(30) TOLCL
NOTES:
PCLK HIGH Time
TCLCL-20
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note 6
Note 6
Note 4
Note 5
PCLK LOW Time
TCLCL-20
-
Ready Inactive to CLK (See Note 4)
Ready Active to CLK (See Note 3)
CLK to Reset Delay
-8
-
(2/3 TCLCL) -15.0
-
-
-
40
22
22
22
35
CLK to PCLK HIGH Delay
CLK to PCLK LOW Delay
OSC to CLK HIGH Delay
OSC to CLK LOW Delay
-
-5
2
1. Tested as follows: f = 2.4MHz, V = 2.6V, V = 0.4V, C = 50pF, V
IH IL OH
≥ 1.5V, V ≤ 1.5V, unless otherwise specified. RES and F/C must switch
OL
L
between 0.4V and V
CC
-0.4V. Input rise and fall times driven at 1ns/V. V ≤ V (max) - 0.4V for CSYNC pin. V = 4.5V and 5.5V.
IL IL CC
2. Tested using EFI or X1 input pin.
3. Setup and hold necessary only to guarantee recognition at next clock.
4. Applies only to T2 states.
5. Applies only to T3 TW states.
6. Tested with EFI input frequency = 4.2MHz.
FN2974.3
7
December 6, 2005