5秒后页面跳转
捷配首页

Datasheet > CD74HC237PWTE4
CD74HC237PWTE4 PDF预览

CD74HC237PWTE4

更新时间： 2024-09-28 20:28:31
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 驱动双倍数据速率输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
22页 786K
描述
Decoder/Driver, HC/UH Series, True Output, CMOS, PDSO16, GREEN, PLASTIC, TSSOP-16

阅读下载

中文翻译

获取价格

CD74HC237PWTE4 技术参数

生命周期：Contact Manufacturer包装说明：TSSOP,
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.59
Is Samacsys：N其他特性：ADDRESS LATCHES; 3 ENABLE INPUTS
系列：HC/UH输入调节：LATCHED
JESD-30 代码：R-PDSO-G16长度：5 mm
逻辑集成电路类型：OTHER DECODER/DRIVER功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：240 ns座面最大高度：1.2 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL宽度：4.4 mm
Base Number Matches：1

CD74HC237PWTE4 数据手册

 浏览型号CD74HC237PWTE4的Datasheet PDF文件第2页浏览型号CD74HC237PWTE4的Datasheet PDF文件第3页浏览型号CD74HC237PWTE4的Datasheet PDF文件第4页浏览型号CD74HC237PWTE4的Datasheet PDF文件第5页浏览型号CD74HC237PWTE4的Datasheet PDF文件第6页浏览型号CD74HC237PWTE4的Datasheet PDF文件第7页 
CD74HC137, CD74HCT137,  
CD54HC237, CD74HC237,  
Data sheet acquired from Harris Semiconductor  
SCHS146F  
CD74HCT237  
High-Speed CMOS Logic, 3- to 8-Line  
Decoder/Demultiplexer with Address Latches  
March 1998 - Revised October 2003  
Both circuits have three binary select inputs (A0, A1 and A2)  
that can be latched by an active High Latch Enable (LE)  
signal to isolate the outputs from select-input changes. A  
“Low” LE makes the output transparent to the input and the  
circuit functions as a one-of-eight decoder. Two Output  
Features  
• Select One of Eight Data Outputs  
- Active Low for CD74HC137 and CD74HCT137  
- Active High for ’HC237 and CD74HCT237  
[ /Title  
(CD74  
HC137  
,
CD74  
HCT13  
7,  
CD74  
HC237  
,
CD74  
HCT23  
7)  
Enable inputs (OE and OE ) are provided to simplify  
1
to  
0
• l/O Port or Memory Selector  
cascading  
and  
facilitate  
demultiplexing.  
The  
demultiplexing function is accomplished by using the A , A ,  
0
1
• Two Enable Inputs to Simplify Cascading  
A inputs to select the desired output and using one of the  
2
• Typical Propagation Delay of 13ns at V  
o
= 5V,  
other Output Enable inputs as the data input while holding  
the other Output Enable input in its active state. In the  
CD74HC137 and CD74HCT137 the selected output is a  
“Low”; in the ’HC237 and CD74HCT237 the selected output is  
a “High”.  
CC  
15pF, T = 25 C (CD74HC237)  
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
Ordering Information  
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC237F3A  
CD74HC137E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
/Sub-  
ject  
(High  
Speed  
• HC Types  
- 2V to 6V Operation  
CD74HC137PW  
CD74HC137PWR  
CD74HC137PWT  
CD74HC237E  
- High Noise Immunity: N = 30%, N = 30%, of V  
IL IH  
CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
CD74HC237M  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
l
OL OH  
CD74HC237MT  
CD74HC237M96  
CD74HC237NSR  
CD74HC237PW  
CD74HC237PWR  
CD74HC237PWT  
CD74HCT137E  
CD74HCT137MT  
CD74HCT137M96  
CD74HCT237E  
Description  
The  
CD74HC137,  
CD74HCT137,  
’HC237,  
and  
CD74HCT237 are high speed silicon gate CMOS decoders  
well suited to memory address decoding or data routing  
applications. Both circuits feature low power consumption  
usually associated with CMOS circuitry, yet have speeds  
comparable to low power Schottky TTL logic.  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...22

中文翻译

下载PDF

与CD74HC237PWTE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC237PWTG4 TI

获取价格

 		High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches
CD74HC238 TI

获取价格

 		High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HC238E TI

获取价格

 		High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HC238EE4 TI

获取价格

 		High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting
CD74HC238EN ETC

获取价格

 		Logic IC
CD74HC238EX RENESAS

获取价格

 		IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC238F ETC

获取价格

 		Logic IC
CD74HC238H ETC

获取价格

 		3-To-8-Line Demultiplexer
CD74HC238M TI

获取价格

 		High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HC238M96 TI

获取价格

 		High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting

与CD74HC237PWTE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证