5秒后页面跳转
CD4075BMS PDF预览

CD4075BMS

更新时间: 2024-11-18 22:54:19
品牌 Logo 应用领域
英特矽尔 - INTERSIL
页数 文件大小 规格书
10页 117K
描述
CMOS OR Gate

CD4075BMS 数据手册

 浏览型号CD4075BMS的Datasheet PDF文件第2页浏览型号CD4075BMS的Datasheet PDF文件第3页浏览型号CD4075BMS的Datasheet PDF文件第4页浏览型号CD4075BMS的Datasheet PDF文件第5页浏览型号CD4075BMS的Datasheet PDF文件第6页浏览型号CD4075BMS的Datasheet PDF文件第7页 
CD4071BMS, CD4072BMS  
CD4075BMS  
CMOS OR Gate  
December 1992  
Features  
Pinout  
CD4071BMS  
TOP VIEW  
• High-Voltage Types (20V Rating)  
• CD4071BMS Quad 2-Input OR Gate  
• CD4072BMS Dual 4-Input OR Gate  
• CD4075BMS Triple 3-Input OR Gate  
A
1
2
3
4
5
6
7
14 VDD  
B
J = A + B  
K = C + C  
C
13  
12  
H
G
• Medium Speed Operation:  
- tPHL, tPLH = 60ns (typ) at 10V  
11 M = G + H  
10 L = E + F  
• 100% Tested for Quiescent Current at 20V  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
D
9
8
F
E
VSS  
• Standardized Symmetrical Output Characteristics  
• Noise Margin (Over Full Package Temperature Range):  
- 1V at VDD = 5V  
CD4072BMS  
TOP VIEW  
- 2V at VDD = 10V  
- 2.5V at VDD = 15V  
• 5V, 10V and 15V Parametric Ratings  
J = A + B + C + D  
1
2
3
4
5
6
7
14 VDD  
A
B
13 K = E +F + G + H  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
12  
11  
10  
9
H
C
G
F
D
Description  
NC  
VSS  
E
CD4071BMS, CD4072BMS and CD4075BMS OR gates pro-  
vide the system designer with direct implementation of the  
positive-logic OR function and supplement the existing fam-  
ily of CMOS gates.  
8
NC  
NC = NO CONNECTION  
The CD4071BMS, CD4072BMS and CD4075BMS are supplied  
in these 14 lead outline packages:  
CD4075BMS  
TOP VIEW  
Braze Seal DIP  
Frit Seal DIP  
*H4H †H4Q  
H1B  
A
1
2
3
4
5
6
7
14 VDD  
Ceramic Flatpack  
*CD4071, CD4072  
H3W  
B
13  
12  
11  
G
H
I
†CD4075 Only  
D
E
F
K = D + E + F  
VSS  
10 L = G + H + I  
9
8
J = A + B + C  
C
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3323  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-444  

与CD4075BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4075BMT TI

获取价格

CMOS OR GATES
CD4075BMW NSC

获取价格

IC 4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, CDFP14, CERAMIC, FP-14, Gate
CD4075BMW/883 TI

获取价格

IC,LOGIC GATE,TRIPLE 3-INPUT OR,CMOS,FP,14PIN,CERAMIC
CD4075BMW/883B TI

获取价格

IC,LOGIC GATE,TRIPLE 3-INPUT OR,CMOS,FP,14PIN,CERAMIC
CD4075BMW-MIL TI

获取价格

暂无描述
CD4075BNSR TI

获取价格

CMOS OR GATES
CD4075BNSRE4 TI

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, GREEN, PLASTIC, SOP-14
CD4075BPW TI

获取价格

CMOS OR GATES
CD4075BPWG4 TI

获取价格

4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, GREEN, PLASTIC, TSSOP-14
CD4075BPWR TI

获取价格

CMOS OR GATES