Datasheet > CAT25C17GVATE13

CAT25C17GVATE13

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
CATALYST		可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数	文件大小	规格书
12页	305K
描述
1K/2K/4K/8K/16K SPI Serial CMOS EEPROM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CAT25C17GVATE13 数据手册

CAT25C11/03/05/09/17

the operation to be performed.

FUNCTIONAL DESCRIPTION

The CAT25C11/03/05/09/17 supports the SPI bus data

transmission protocol. The synchronous Serial Periph-

eral Interface (SPI) helps the CAT25C11/03/05/09/17 to

interface directly with many of today’s popular

microcontrollers. The CAT25C11/03/05/09/17 contains

an8-bitinstructionregister. (Theinstructionset andthe

operation codes are detailed in the instruction set table)

PIN DESCRIPTION

SI: Serial Input

SI is the serial data input pin. This pin is used to input all

opcodes, byte addresses, and data to be written to the

25C11/03/05/09/17.Input data is latched on the rising

edge of the serial clock for SPI modes (0, 0 & 1, 1).

After the device is selected with CS going low, the first

byte will be received. The part is accessed via the SI pin,

with data being clocked in on the rising edge of SCK.

Thefirstbytecontainsoneofthesixop-codesthatdefine

SO: Serial Output

SO is the serial data output pin. This pin is used to transfer

data out of the 25C11/03/05/09/17. During a read cycle,

data is shifted out on the falling edge of the serial clock for

Figure 1. Sychronous Data Timing

VCC

HOLD

V_SS

10 SCK

9 SI

Note: Dashed Line= mode (1, 1) – – – –

INSTRUCTION SET

Instruction

Opcode

Operation

WREN

WRDI

0000 0110

0000 0100

0000 0101

0000 0001

Enable Write Operations

Disable Write Operations

Read Status Register

Write Status Register

Read Data from Memory

Write Data to Memory

RDSR

WRSR

READ

WRITE

(1)

0000 X011

0000 X010

(1)

(2)(3)

Power-Up Timing

Symbol

Parameter

Max.

Units

t_PUR

Power-up to Read Operation

Power-up to Write Operation

t_PUW

Note:

(1) X=0 for 25C11, 25C03, 25C09, 25C17. X=A8 for 25C05

(2) This parameter is tested initially and after a design or process change that affects the parameter.

(3) t and t are the delays required from the time V is stable until the specified operation can be initiated.

PUR

PUW

Characteristics subject to change without notice

Doc. No. 1017, Rev. L

1 2 345 6 7...12

下载PDF

与CAT25C17GVATE13相关器件

型号	品牌	描述	获取价格	数据表
CAT25C17GVE	CATALYST	EEPROM, 2KX8, Serial, CMOS, PDSO8, ROHS COMPLIANT, SOIC-8	获取价格
CAT25C17GVE-1.8	YAGEO	General Purpose Inductor, 150uH, 10%, 1 Element, Ferrite-Core, SMD, CHIP, ROHS COMPLIANT	获取价格
CAT25C17GVE-1.8TE13	YAGEO	General Purpose Inductor, 180uH, 10%, 1 Element, Ferrite-Core, SMD, CHIP, ROHS COMPLIANT	获取价格
CAT25C17GVETE13	CATALYST	1K/2K/4K/8K/16K SPI Serial CMOS EEPROM	获取价格
CAT25C17GVITE13	CATALYST	1K/2K/4K/8K/16K SPI Serial CMOS EEPROM	获取价格
CAT25C17GYA	YAGEO	General Purpose Inductor, 22uH, 20%, 1 Element, Ferrite-Core, SMD, CHIP, ROHS COMPLIANT	获取价格