Datasheet > CAT24C161JI-42

CAT24C161JI-42

更新时间： 2024-02-12 22:55:02

品牌	Logo	应用领域
CATALYST		可编程只读存储器电动程控只读存储器电可擦编程只读存储器光电二极管内存集成电路
页数	文件大小	规格书
12页	73K
描述
EEPROM, 2KX8, Serial, CMOS, PDSO8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CAT24C161JI-42 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	SOP, SOP8,.25	Reach Compliance Code：	unknown
风险等级：	5.92	Is Samacsys：	N
数据保留时间-最小值：	100	耐久性：	1000000 Write/Erase Cycles
I2C控制字节：	1010MMMR	JESD-30 代码：	R-PDSO-G8
JESD-609代码：	e0	内存密度：	16384 bit
内存集成电路类型：	EEPROM	内存宽度：	8
端子数量：	8	字数：	2048 words
字数代码：	2000	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	2KX8
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP8,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	并行/串行：	SERIAL
电源：	5 V	认证状态：	Not Qualified
串行总线类型：	I2C	最大待机电流：	0.00005 A
子类别：	EEPROMs	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	写保护：	HARDWARE
Base Number Matches：	1

CAT24C161JI-42 数据手册

Advanced Information

CAT24CXX1/XX2

FUNCTIONAL DESCRIPTION

STOP Condition

The CAT24CXXX supports the I²C Bus data transmis-

sion protocol. This Inter-Integrated Circuit Bus protocol

defines any device that sends data to the bus to be a

transmitter and any device receiving data to be a re-

ceiver. The transfer is controlled by the Master device

which generates the serial clock and all START and

STOP conditions for bus access. The CAT24CXXX

operates as a Slave device. Both the Master device and

Slave device can operate as either transmitter or re-

ceiver, but the Master device controls which mode is

activated.

A LOW to HIGH transition of SDA when SCL is HIGH

determinestheSTOPcondition.Alloperationsmustend

with a STOP condition.

DEVICE ADDRESSING

The Master begins a transmission by sending a START

condition. The Master sends the address of the particu-

larslavedeviceitisrequesting. Thefourmostsignificant

bits of the 8-bit slave address are fixed as 1010.

The next three bits (Fig. 6) define memory addressing.

For the 24C021/022, the three bits are don't care. For

the 24C041/042, the next two bits are don't care and the

third bit is the high order address bit. For the 24C081/

082, the next bit is don't care and the successive bits

define the higher order address bits. For the 24C161/

162 the three bits define higher order bits.

I²C BUS PROTOCOL

The features of the I²C bus protocol are defined as

follows:

(1) Data transfer may be initiated only when the bus is

not busy.

The last bit of the slave address specifies whether a

Read or Write operation is to be performed. When this

bitissetto1, aReadoperationisselected, andwhenset

to 0, a Write operation is selected.

(2) During a data transfer, the data line must remain

stable whenever the clock line is high. Any changes in

thedatalinewhiletheclocklineishighwillbeinterpreted

as a START or STOP condition.

After the Master sends a START condition and the slave

address byte, the CAT24CXXX monitors the bus and

responds with an acknowledge (on the SDA line) when

its address matches the transmitted slave address. The

CAT24CXXX then performs a Read or Write operation

depending on the state of the R/W bit.

START Condition

The START Condition precedes all commands to the

device, and is defined as a HIGH to LOW transition of

SDAwhenSCLisHIGH. TheCAT24CXXXmonitorsthe

SDA and SCL lines and will not respond until this

condition is met.

Figure 5. Acknowledge Timing

SCL FROM

MASTER

DATA OUTPUT

FROM TRANSMITTER

DATA OUTPUT

FROM RECEIVER

START

ACKNOWLEDGE

Figure 6. Slave Address Bits

24C021/022

R/W

24C081/082

24C161/162

a8 R/W

24C041/042

a10 a9

a8 R/W

* 'X' Corresponds to Don't Care Bits (can be a zero or a one)

** a8, a9 and a10 correspond to the address of the memory array address word.

Doc. No. 25079-00 8/99 M-1

1...4 5 678 9 10...12

下载PDF

与CAT24C161JI-42相关器件

型号	品牌	描述	获取价格	数据表
CAT24C161JI-42TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C161JI-45TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C161P	CATALYST	Analog Circuit	获取价格
CAT24C161P-25TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C161P-28TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C161P-30TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

CAT24C161JI-42

CAT24C161JI-42 技术参数

CAT24C161JI-42 数据手册

与CAT24C161JI-42相关器件

与CAT24C161JI-42相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CAT24C161JI-42

CAT24C161JI-42 技术参数

CAT24C161JI-42 数据手册

与CAT24C161JI-42相关器件

与CAT24C161JI-42相关文章

您还可以找

您在本页遇到什么问题？