Datasheet > CAT1163J-45TE13

CAT1163J-45TE13

更新时间： 2024-02-09 16:09:55

品牌	Logo	应用领域
罗彻斯特 - ROCHESTER		光电二极管外围集成电路
页数	文件大小	规格书
13页	751K
描述
SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CAT1163J-45TE13 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP,	针数：	8
Reach Compliance Code：	unknown	风险等级：	5.66
Is Samacsys：	N	JESD-30 代码：	R-PDSO-G8
JESD-609代码：	e0	长度：	4.9 mm
湿度敏感等级：	NOT SPECIFIED	端子数量：	8
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	240	认证状态：	COMMERCIAL
座面最大高度：	1.75 mm	最大供电电压：	6 V
最小供电电压：	2.7 V	标称供电电压：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	30
宽度：	3.9 mm	uPs/uCs/外围集成电路类型：	MICROPROCESSOR CIRCUIT
Base Number Matches：	1

CAT1163J-45TE13 数据手册

CAT1163

Acknowledge Polling

protected and becomes read only. The CAT1163 will

accept both slave and byte addresses, but the memory

locationaccessedisprotectedfromprogrammingbythe

device’s failure to send an acknowledge after the first

byte of data is received.

Disabling of the inputs can be used to take advantage of

the typical write cycle time. Once the stop condition is

issued to indicate the end of the host’s write opration the

CAT1163 initiates the internal write cycle. ACK polling

can be initiated immediately. This involves issuing the

start condition followed by the slave address for a write

operation. If the CAT1163 is still busy with the write

operation, no ACK will be returned. If a write operation

hascompleted, anACKwillbereturnedandthehostcan

then proceed with the next read or write operation.

Read Operations

The READ operation for the CAT1163 is initiated in the

same manner as the write operation with one exception,

thatR/Wbitissettoone.ThreedifferentREADoperations

are possible: Immediate/Current Address READ,

Selective/Random READ and Sequential READ.

WRITE PROTECTION

The Write Protection feature allows the user to protect

against inadvertent memory array programming. If the

WP pin is tied to V_CC, the entire memory array is

Figure 9. Immediate Address Read Timing

BUS ACTIVITY:

MASTER

SLAVE

ADDRESS

SDA LINE

DATA

SCL

SDA

8TH BIT

DATA OUT

NO ACK

STOP

Doc No. 3003, Rev. C

1...7 8 91011 12 13

下载PDF

与CAT1163J-45TE13相关器件

型号	品牌	描述	获取价格	数据表
CAT1163JI-25	CATALYST	SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8	获取价格
CAT1163JI-25TE13	CATALYST	Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog T	获取价格
CAT1163JI-25TE13	ONSEMI	SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8	获取价格
CAT1163JI-28	CATALYST	SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8	获取价格
CAT1163JI-28TE13	CATALYST	Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog T	获取价格
CAT1163JI-28TE13	ONSEMI	SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8	获取价格