5秒后页面跳转
C9819ATB PDF预览

C9819ATB

更新时间: 2024-02-26 13:09:28
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 光电二极管外围集成电路
页数 文件大小 规格书
17页 198K
描述
Processor Specific Clock Generator, CMOS, PDSO48, TSSOP-48

C9819ATB 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:48
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:12.5 mm端子数量:48
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
认证状态:Not Qualified座面最大高度:1.2 mm
表面贴装:YES技术:CMOS
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
宽度:6.1 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

C9819ATB 数据手册

 浏览型号C9819ATB的Datasheet PDF文件第11页浏览型号C9819ATB的Datasheet PDF文件第12页浏览型号C9819ATB的Datasheet PDF文件第13页浏览型号C9819ATB的Datasheet PDF文件第14页浏览型号C9819ATB的Datasheet PDF文件第16页浏览型号C9819ATB的Datasheet PDF文件第17页 
+/+when timing is critical  
C9819  
133 MHz I2C Clock Generator for Mobile Pentium®III / Rambus Systems  
Preliminary  
Suggested Crystal Oscillator Parameters  
Characteristic  
Symbol  
Min  
Typ  
Max  
Units  
MHz  
PPM  
PPM  
PPM  
Conditions  
Frequency  
Fo  
12.00  
14.31818  
16.00  
Tolerance  
TC  
-
-
-
-
-
-
-
-
+/-100  
Note 1  
TS  
+/- 100  
Stability (Ta -10 to +60C) Note 1  
Aging (first year @ 25C) Note 1  
Parallel Resonant, Note 1  
the crystals rated load. Note 1  
Note 1  
TA  
-
5
-
Mode  
OM  
CL  
-
Load Capacitance  
18  
40  
-
pF  
Effective Series  
resistance (ESR)  
R1  
-
Ohms  
Power Dissipation  
Shunt Capacitance  
DL  
-
-
-
0.10  
8
mW  
pF  
Note 1  
crystals internal package  
capacitance (total)  
CO  
--  
Note 1: For best performance and accurate Center frequencies of this device, It is recommended but not mandatory that the  
chosen crystal meets these specifications  
For maximum accuracy, the total circuit loading capacitance should be equal to CL. This loading capacitance is the  
effective capacitance across the crystal pins and includes the device pin capacitance (CP) in parallel with any circuit  
traces, the clock generator and any onboard discrete load capacitors.  
Budgeting Calculations  
Device pin capacitance: Cxtal = 36pF  
In order to meet the specification for CL = 18pF following the formula:  
CXIN xCXOUT  
CL =  
CXIN + CXOUT  
Then the board trace capacitance between Xin and the crystal should be no more than 2pF. (same is applicable to the  
trace between Xout and the crystal)  
In this case the total capacitance from the crystal to Xin will be 36pF. Similarly the total capacitance between the crystal  
and Xout will be 36pF. Hence using the above formula:  
36pFx36pF  
CL =  
= 18pF  
36pF + 36pF  
INTERNATIONAL MICROCIRCUITS, INC 525 LOS COCHES ST.  
MILPITAS, CA 95035, USA TEL: 408-263-6300 FAX 408-263-6571  
Rev 1.0  
11/1/1999  
Page 15 of 17  
http://www.imicorp.com  

与C9819ATB相关器件

型号 品牌 获取价格 描述 数据表
C9819AYB CYPRESS

获取价格

Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48
C981U103MYVDAA7317 KEMET

获取价格

Safety Standard Recognized, 900 Series, Radial Disc, Encapsulated, X1 400 VAC / Y1 250 VAC
C981U103MYVDBA7317 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDAA7317 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDAAWL20 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDAAWL45 KEMET

获取价格

Ceramic Capacitor, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Through Hole Mou
C981U103MZVDBA7317 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDBAWL35 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDBAWL40 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro
C981U103MZVDCA7317 KEMET

获取价格

Ceramic Capacitor, Multilayer, Ceramic, 20% +Tol, 20% -Tol, Y5V, -80/+30% TC, 0.01uF, Thro