5秒后页面跳转
BCM43364KUBG PDF预览

BCM43364KUBG

更新时间: 2022-02-26 11:56:41
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
68页 5794K
描述
Single-band 2.4 GHz IEEE 802.11b/g/n

BCM43364KUBG 数据手册

 浏览型号BCM43364KUBG的Datasheet PDF文件第3页浏览型号BCM43364KUBG的Datasheet PDF文件第4页浏览型号BCM43364KUBG的Datasheet PDF文件第5页浏览型号BCM43364KUBG的Datasheet PDF文件第7页浏览型号BCM43364KUBG的Datasheet PDF文件第8页浏览型号BCM43364KUBG的Datasheet PDF文件第9页 
PRELIMINARY  
CYW43364  
2. Power Supplies and Power Management  
2.1 Power Supply Topology  
One Buck regulator, multiple LDO regulators, and a power management unit (PMU) are integrated into the CYW43364. All regulators  
are programmable via the PMU to simplify the power supply.  
A single VBAT (3.0V to 4.8V DC maximum) and VDDIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided  
by the regulators in the CYW43364.  
The WL_REG_ON control signal is used to power up the regulators and take the respective circuit blocks out of reset. The CBUCK  
CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when WL_REG_ON  
is deasserted. The CLDO and LNLDO can be turned on and off based on the dynamic demands of the digital baseband.  
The CYW43364 allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNLDO  
regulators. When in this state, LPLDO1 provides the CYW43364 with all required voltage, further reducing leakage currents.  
Notes:  
VBAT should be connected to the LDO_VDDBAT5V and SR_VDDBAT5V pins of the device.  
VDDIO should be connected to the SYS_VDDIO and WCC_VDDIO pins of the device.  
2.2 CYW43364 PMU Features  
The PMU supports the following:  
VBAT to 1.35Vout (170 mA nominal, 370 mA maximum) Core-Buck (CBUCK) switching regulator  
VBAT to 3.3Vout (250 mA nominal, 450 mA maximum 800 mA peak maximum) LDO3P3  
1.35V to 1.2Vout (100 mA nominal, 150 mA maximum) LNLDO  
1.35V to 1.2Vout (80 mA nominal, 200 mA maximum) CLDO with bypass mode for deep sleep  
Additional internal LDOs (not externally accessible)  
PMU internal timer auto-calibration by the crystal clock for precise wake-up timing from extremely low power-consumption mode.  
Figure 3 on page 7 and Figure 4 on page 8 show the typical power topology of the CYW43364.  
Document Number: 002-14781 Rev. *C  
Page 6 of 68  

与BCM43364KUBG相关器件

型号 品牌 描述 获取价格 数据表
BCM43364KUBGT CYPRESS Single-band 2.4 GHz IEEE 802.11b/g/n

获取价格

BCM4339 CYPRESS Single-Chip 5G WiFi IEEE 802.11ac MAC/ Baseband/Radio with Integrated Bluetooth 4.1

获取价格

BCM4339NKFFBG CYPRESS Single-Chip 5G WiFi IEEE 802.11ac MAC/ Baseband/Radio with Integrated Bluetooth 4.1

获取价格

BCM4339XKUBG CYPRESS Single-Chip 5G WiFi IEEE 802.11ac MAC/ Baseband/Radio with Integrated Bluetooth 4.1

获取价格

BCM4339XKUBGT CYPRESS Single-Chip 5G WiFi IEEE 802.11ac MAC/Baseband/Radio with Integrated Bluetooth 4.1 and FM

获取价格

BCM4339XKWBG CYPRESS Single-Chip 5G WiFi IEEE 802.11ac MAC/ Baseband/Radio with Integrated Bluetooth 4.1

获取价格