POSEICO SPA
Via Pillea 42-44, 16153 Genova - ITALY
Tel. + 39 010 8599400 - Fax + 39 010 8682006
Sales Office:
Tel. + 39 010 8599400 - sales@poseico.com
HIGH CURRENT PHASE CONTROL
THYRISTOR INSULATED MODULE
AZT400HVI
Repetitive voltage up to
Mean forward current
Surge current
4500 V
411 A
11 kA
FINAL SPECIFICATION
May 17 - Issue: 3
Tj
[°C]
Symbol
Characteristic
Conditions
Value
Unit
BLOCKING
V RRM
V RSM
V DRM
Repetitive peak reverse voltage
Non-repetitive peak reverse voltage
Repetitive peak off-state voltage
Repetitive peak reverse current
Repetitive peak off-state current
125
125
125
125
125
4500
4600
4500
100
V
V
V
I
I
RRM
DRM
mA
mA
100
CONDUCTING
I
I
I
T (AV)
T (AV)
TSM
Mean forward current
180° sin, 50 Hz, Tc=55°C, double side cooled
180° sin, 50 Hz, Tc=85°C, double side cooled
609
411
11
A
A
Mean forward current
Surge forward current
I² t
Sine wave, 10 ms
without reverse voltage
125
kA
x 103
I² t
605
2,66
A²s
V
V T
On-state voltage
Threshold voltage
On-state slope resistance
On-state current =
1800 A
25
V T(TO)
125
125
1,20
V
r
T
0,700
mohm
SWITCHING
From 75% VDRM up to 1050 A; gate 10V, 5W
Linear ramp up to 70% of VDRM
di/dt
Critical rate of rise of on-state current, min.
Critical rate of rise of off-state voltage, min.
Gate controlled delay time, typical
Circuit commutated turn-off time, typical
Reverse recovery charge
125
125
25
400
1000
3
A/µs
V/µs
µs
dv/dt
VD=100V; gate source 25V, 10W , tr=.5 µs
t
t
d
q
dv/dt = 20 V/µs linear up to 75% VDRM
di/dt = -20 A/µs, I= 700 A
VR= 50 V
350
µs
Q rr
125
µC
A
I
I
I
rr
H
L
Peak reverse recovery current
Holding current, typical
VD=5V, gate open circuit
VD=5V, tp=30µs
25
25
mA
mA
Latching current, typical
GATE
V GT
Gate trigger voltage
VD=5V
25
25
3,50
400
0,25
30
V
mA
V
I
GT
Gate trigger current
VD=5V
V GD
Non-trigger gate voltage, min.
Peak gate voltage (forward)
Peak gate current
VD=VDRM
125
V FGM
V
I
FGM
10
A
V RGM
P GM
P G
Peak gate voltage (reverse)
Peak gate power dissipation
Average gate power dissipation
5
V
Pulse width 100 µs
150
2
W
W
MOUNTING
R th(j-h)
R th(c-h)
T j
Thermal impedance, DC
Thermal impedance
Operating junction temperature
Mounting force
Junction to heatsink, double side cooled
Case to heatsink, double side cooled
51,0
°C/kW
°C/kW
°C
20
-30 / 125
04,0 / 06,0
2800
F
kN
Mass
g
ORDERING INFORMATION : AZT400HVI S 45
VRRM/100
standard specification
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
