5秒后页面跳转
ATF1500A-7AC PDF预览

ATF1500A-7AC

更新时间: 2024-02-03 02:12:13
品牌 Logo 应用领域
爱特美尔 - ATMEL 可编程逻辑器件
页数 文件大小 规格书
16页 683K
描述
High Performance E2 PLD

ATF1500A-7AC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LPCC包装说明:PLASTIC, MS-018AC, LCC-44
针数:44Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.79
其他特性:NO最大时钟频率:95 MHz
系统内可编程:NOJESD-30 代码:S-PQCC-J44
JESD-609代码:e0JTAG BST:NO
长度:16.586 mm湿度敏感等级:2
专用输入次数:I/O 线路数量:32
宏单元数:32端子数量:44
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC44,.7SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):225
电源:5 V可编程逻辑类型:FLASH PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:4.572 mm子类别:Programmable Logic Devices
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:16.586 mm
Base Number Matches:1

ATF1500A-7AC 数据手册

 浏览型号ATF1500A-7AC的Datasheet PDF文件第2页浏览型号ATF1500A-7AC的Datasheet PDF文件第3页浏览型号ATF1500A-7AC的Datasheet PDF文件第4页浏览型号ATF1500A-7AC的Datasheet PDF文件第6页浏览型号ATF1500A-7AC的Datasheet PDF文件第7页浏览型号ATF1500A-7AC的Datasheet PDF文件第8页 
ATF1500A/AL  
In addition to D, T, JK and SR operation, the flip flop can  
also be configured as a flow-through latch. In this mode,  
data passes through when the clock is high and is latched  
when the clock is low.  
The output enable multiplexer (MOE) controls the output  
enable signals. Any buffer can be permanently enabled for  
simple output operation. Buffers can also be permanently  
disabled to allow use of the pin as an input. In this configu-  
ration all the macrocell resources are still available, includ-  
ing the buried feedback, expander and CASCADE logic.  
The clock itself can be either the global CLK pin or an indi-  
vidual product term. The flip flop changes state on the  
clock's rising edge. When the CLK pin is used as the clock,  
one of the macrocell product terms can be selected as a  
clock enable. When the clock enable function is active and  
the enable signal (product term) is low, all clock edges are  
ignored.  
The output enable for each macrocell can also be selected  
as either of the two OE pins or as an individual product  
term.  
Global/Regional Busses  
The global bus contains all Input and I/O pin signals as well  
as the buried feedback signal from all 32 macrocells.  
Together with the complement of each signal, this provides  
a 68 bit bus as input to every product term. Having the  
entire global bus available to each macrocell eliminates any  
potential routing problems. With this architecture designs  
can be modified without requiring pinout changes.  
The flip flop's asynchronous reset signal (AR) can be either  
the pin global clear (GCLR), a product term, or always off.  
AR can also be a logic OR of GCLR with a product term.  
The asynchronous preset (AP) can be a product term or  
always off.  
Output Select and Enable  
The ATF1500A macrocell output can be selected as regis-  
tered or combinatorial. When the output is registered, the  
same registered signal is fed back internally to the global  
bus. When the output is combinatorial, the buried feedback  
can be either the same combinatorial signal or it can be the  
register output if the separate product term is chosen as  
the flip flop input.  
Each macrocell also generates a foldback product term.  
This signal goes to the regional bus, and is available to 16  
macrocells. The foldback is an inverse polarity of one of the  
macrocell's product terms. The 16 foldback terms in each  
region allow generation of high fan-in sum terms (up to 21  
product terms) with a small additional delay.  
5

与ATF1500A-7AC相关器件

型号 品牌 描述 获取价格 数据表
ATF1500A-7AL ATMEL Flash PLD, 7.5ns, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB

获取价格

ATF1500A-7JC ATMEL High Performance E2 PLD

获取价格

ATF1500A-7JL ATMEL Flash PLD, 7.5ns, CMOS, PQCC44, PLASTIC, MS-018AC, LCC-44

获取价格

ATF1500ABV ATMEL High- Performance EE PLD

获取价格

ATF1500ABV-12AC ATMEL High- Performance EE PLD

获取价格

ATF1500ABV-12JC ATMEL High- Performance EE PLD

获取价格