Datasheet > ATA5830N-WNQW

ATA5830N-WNQW

更新时间： 2024-02-02 14:48:42

品牌	Logo	应用领域
美国微芯 - MICROCHIP		/
页数	文件大小	规格书
24页	2066K
描述
Telecom IC, PQCC32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ATA5830N-WNQW 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	compliant	风险等级：	5.17
JESD-30 代码：	S-PQCC-N32	端子数量：	32
最高工作温度：	105 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCN
封装等效代码：	LCC32,.2SQ,20	封装形状：	SQUARE
封装形式：	CHIP CARRIER	电源：	2/3.3,5 V
认证状态：	Not Qualified	子类别：	Other Telecom ICs
表面贴装：	YES	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	Base Number Matches：	1

ATA5830N-WNQW 数据手册

3.4.1.1 Architectural Overview

This section discusses the AVR^®core architecture in general. The main function of the CPU core is to ensure correct program

execution. Therefore it must be able to access memories, perform calculations, control peripherals, and handle interrupts.

Figure 3-5. Architectural Overview

Data Bus 8-bit

ROM

Flash

Program

Counter

Status and

Control

Interrupt

Unit

Program

Memory

SPI

Unit

32 x 8

General

Purpose

Registers

Instruction

Watchdog

Timer

Instruction

Decoder

ALU

Clock

Management

Control Lines

I/O Module 1

I/O Module n

PortN

Data

SRAM

EEPROM

In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses

for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is

being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed

in every clock cycle. The program memory is In- System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This

allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register

File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling

efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash

program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register

operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information

about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address

space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit

instruction.

Atmel ATA5830/ATA5830N [Summary DATASHEET]

9208FS–RKE–06/13

1...16 17 181920 21 22...24

中文翻译

下载PDF

与ATA5830N-WNQW相关器件

型号	品牌	描述	获取价格	数据表
ATA5830-PLQW	ATMEL	Telecom Circuit, 1-Func, CMOS, 5 X 5 MM, 0.50 MM PITCH, LEAD FREE, VQFN-32	获取价格
ATA5830-PNQW	ATMEL	Telecom Circuit, 1-Func, 5 X 5 MM, 0.50 MM PITCH, LEAD FREE, VQFN-32	获取价格
ATA5830-WNQW	ATMEL	Telecom IC, PQCC32,	获取价格
ATA5830-WNQW	MICROCHIP	Telecom IC, PQCC32	获取价格
ATA5831	MICROCHIP	Monolithic RF transceiver IC for the automotive and smart RF markets, providing industry's	获取价格
ATA5831_14	ATMEL	UHF ASK/FSK Transceiver	获取价格

与ATA5830N-WNQW相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

4
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

ATA5830N-WNQW

ATA5830N-WNQW 技术参数

ATA5830N-WNQW 数据手册

与ATA5830N-WNQW相关器件

与ATA5830N-WNQW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ATA5830N-WNQW

ATA5830N-WNQW 技术参数

ATA5830N-WNQW 数据手册

与ATA5830N-WNQW相关器件

与ATA5830N-WNQW相关文章

您还可以找

您在本页遇到什么问题？