ATA5823

更新时间： 2024-02-13 22:36:55

品牌	Logo	应用领域
爱特美尔 - ATMEL		/
页数	文件大小	规格书
98页	1355K
描述
UHF ASK/FSK Transceiver

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ATA5823 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	QFN	包装说明：	HVQCCN, LCC48,.27SQ,20
针数：	48	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.38	JESD-30 代码：	S-XQCC-N48
JESD-609代码：	e3	长度：	7 mm
湿度敏感等级：	2	功能数量：	1
端子数量：	48	最高工作温度：	105 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装等效代码：	LCC48,.27SQ,20
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：	260	电源：	2.5/5 V
认证状态：	Not Qualified	座面最大高度：	1 mm
子类别：	Other Telecom ICs	标称供电电压：	3 V
表面贴装：	YES	技术：	CMOS
电信集成电路类型：	TELECOM CIRCUIT	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn) - annealed	端子形式：	NO LEAD
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	40	宽度：	7 mm

ATA5823 数据手册

5. Typical Key Fob Application for Full-duplex PEG

Figure 5-1. Typical Key Fob Application for Full-duplex PEG, 433.92 MHz

C₄

CDEM

RSSI

TEST3

SCK

C₆

C₅

RF_IN

SDI_TMDI

SDO_TMDO

CLK

C₇

AVCC

Microcontroller

433_N868

R₁

ATA5823/ATA5824

Loop antenna 2

L₂

R_PWR

PWR_H

RF_OUT

IRQ

POUT

VSINT

VCC

VSS

20% overlap

C₈

C₉

XTAL2

13.25311 MHz

C₃

C₁

Loop antenna 1

C₂

C₁₀

Litihum-cell

Figure 5-1 shows a typical 433.92 MHz PEG key fob application. The external components are

10 capacitors, 1 resistor, 1 inductor and a crystal. C₁to C₃are 68 nF voltage supply blocking

capacitors. C₇is a 10 nF supply blocking capacitor. C₄is a 15 nF fixed capacitor used for the

internal quasi-peak detector and for the high-pass frequency of the data filter. C₅, C₆, C₈and C₉

are RF matching capacitors in the range of 1 pF to 33 pF. L₂is a feed inductor of about 120 nH.

C₁₀is a 10 nF capacitor which is necessary to prevent that signals couple into the pin R_PWR,

causing amplitude modulation of the output power and a spurious rise of the transmitted signal.

R₁and C₁₀should be placed close to the R_PWR pin. A load capacitor of 9 pF for the crystal is

integrated. R₁is typically 22 kΩ and SETPWR is programmed to get an output power of –7 dBm

in full-duplex mode and 5 dBm in half-duplex mode. The quality factor of the loop antenna 1 is

only reduced by the quality factor of L₂, the tolerances of C₉and C₈are thus important. The qual-

ity factor of the loop antenna 2 is reduced to half due to the loading with the input impedance of

RF_IN. With well designed loop antennas and the correct degree of overlapping, the isolation

between RF_OUT and RF_IN is about 28 dB and the coupled output power from RF_OUT to

RF_IN is about –35 dBm. The decoupling of two loop antennas situated close to each other is

due to the effect that the magnetic flux from the part of loop antenna 1 that does not overlap and

that of the overlapping part has an opposite direction. Depending on the relative position

between the two antennas, a decoupling of 28 dB is achievable. Due to additional capacitive

coupling between the loops the position of the components C₅, C₆and C₈, C₉are also important.

The receive Sensitivity in full-duplex mode is reduced from –106 dBm without coupled

RF-Power at RF_IN to –96 dBm with –35 dBm coupled RF power at RF_IN.

ATA5823/ATA5824

4829C–RKE–09/05

1...5 6 789 10 11...98

中文翻译

下载PDF

与ATA5823相关器件

型号	品牌	描述	获取价格	数据表
ATA5823_06	ATMEL	UHF ASK/FSK Transceiver	获取价格
ATA5823C-PLQW	ATMEL	Telecom Circuit, 1-Func, 7 X 7 MM, LEAD FREE, QFN-48	获取价格
ATA5823C-PLQW-1	MICROCHIP	Telecom Circuit, 1-Func, 7 X 7 MM, LEAD FREE, QFN-48	获取价格
ATA5823C-PLQW80	ATMEL	Telecom IC, PQCC48,	获取价格
ATA5823-PLQI	ATMEL	暂无描述	获取价格
ATA5823-PLQW	ATMEL	UHF ASK/FSK Transceiver	获取价格

与ATA5823相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

4
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

ATA5823

ATA5823 技术参数

ATA5823 数据手册

与ATA5823相关器件

与ATA5823相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ATA5823

ATA5823 技术参数

ATA5823 数据手册

与ATA5823相关器件

与ATA5823相关文章

您还可以找

您在本页遇到什么问题？