Features
•
•
•
Single Voltage Read/Write Operation: 2.65V to 3.6V
Access Time – 70 ns
Sector Erase Architecture
– Sixty-three 32K Word (64K Bytes) Sectors with Individual Write Lockout
– Eight 4K Word (8K Bytes) Sectors with Individual Write Lockout
Fast Word Program Time – 10 µs
•
•
•
Typical Sector Erase Time: 32K Word Sectors – 700 ms; 4K Word Sectors – 100 ms
Suspend/Resume Feature for Erase and Program
– Supports Reading and Programming from Any Sector by Suspending Erase
of a Different Sector
32-megabit
(2M x 16)
Secure
3-volt Only
Memory
– Supports Reading Any Word by Suspending Programming of Any Other Word
Low-power Operation
•
– 10 mA Active
– 15 µA Standby
•
•
•
•
•
•
•
•
•
VPP Pin for Write Protection and Accelerated Program Operations
RESET Input for Device Initialization
Softlock Sector Protection
Secure Lock and Freeze Feature
Top or Bottom Boot Block Configuration Available
128-bit Protection Register
AT49BV320S
AT49BV320ST
Minimum 100,000 Erase Cycles
Common Flash Interface (CFI)
CBGA Green (Pb/Halide-free/RoHS Compliant) Packaging
Summary
(Complete
Datasheet
under NDA)
1. Description
The AT49BV320S(T) is a 2.7-volt 32-megabit Flash memory organized as 2,097,152
words of 16 bits each. The memory is divided into 71 sectors for erase operations.
The device is offered in a 64-ball CBGA package. The device has CE and OE control
signals to avoid any bus contention. This device can be read or reprogrammed using
a single power supply, making it ideally suited for in-system programming.
In some applications, in addition to the standard softlock sector protection mecha-
nism, a requirement exists to allow for the permanent and irreversible locking of
selected region in the memory. The AT49BV320S(T) allows the user to permanently
lock eight regions, and once activated these secure regions cannot be altered or
erased through Software or Hardware at any time. Once activated, no facility exists to
over-ride the secure lock mechanism. The size of each secure region is 32K words,
and the location of these regions is determined by the Top or Bottom Boot Block des-
ignation. The location of the secure regions is shown on pages 3 - 4.
The secure regions can be locked in any sequence and at any time during normal
device operation. If all eight regions are permanently locked, then program and erase
operations in 1/8 of the memory will be disabled. Read operations can still be per-
formed on any region that has the secure lock feature enabled. Full read and write
operations, standard sector operations including standard Sector locking can be per-
formed on all regions that are not secure locked.
NOTE: This is a summary document.
The complete document is available
under NDA. For more information,
please contact your local Atmel sales
office.
3532AS–FLASH–9/06