AS4LC1M16S1-8TC

更新时间： 2024-02-03 11:40:27

品牌	Logo	应用领域
ALSC		动态存储器
页数	文件大小	规格书
28页	692K
描述
3.3V 2M x 8/1M x 16 CMOS synchronous DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AS4LC1M16S1-8TC 数据手册

AS4LC2M8S1

AS4LC1M16S1

Functional description

The AS4LC2M8S1 and AS4LC1M16S1 are high-performance 16-megabit CMOS Synchronous Dynamic Random Access Memory (SDRAM)

devices organized as 1,048,576 words × 8 bits × 2 banks (2048 rows × 512 columns) and 524,288 words × 16 bits × 2 banks

(2048 rows × 256 columns), respectively. Very high bandwidth is achieved using a pipelined architecture where all inputs and outputs are

referenced to the rising edge of a common clock. Programmable burst mode can be used to read up to a full page of data (512 bytes for

2M × 8 and 256 bytes for 1M × 16) without selecting a new column address.

The operational advantages of an SDRAM are as follows: (1) the ability to synchronously output data at a high clock frequency with

automatic increments of column-address (burst access); (2) bank-interleaving, which hides precharge time and attains seamless operation;

and (3) the capability to change column-address randomly on every clock cycle during burst access.

This SDRAM product also features a programmable mode register, allowing users to select read latency as well as burst length and type

(sequential or interleaved). Lower latency improves first data access in terms of CLK cycles, while higher latency improves maximum

frequency of operation. This feature enables flexible performance optimization for a variety of applications.

SDRAM commands and functions are decoded from control inputs. Basic commands are as follows:

• Mode register set

• Deactivate bank

• Select column; read

• Self-refresh

• Deactivate all banks

• Select row; activate bank

• CBR refresh

• Select column; write

• Deselect; power down

• Auto precharge with read/ write

Both devices are available in 400-mil plastic TSOP type 2 package. The AS4LC2M8S1 has 44 pins, and the AS4LC1M16S1 has 50 pins. Both

devices operate with a power supply of 3.3V ± 0.3V. Multiple power and ground pins are provided for low switching noise and EMI. Inputs

and outputs areLVTTL compatible.

Logic block diagram

CLK

Clock generator

CKE

A11

Bank select

A[10:0]

Row

address

buffer

Bank A†

16 (2048

512K

256

16)

Mode register

Refresh

counter

Bank B†

16 (2048

Sense amplifier

DQMU/ DQML

Column decoder and

latch circuit

Column

address

buffer

RAS

CAS

Data control circuit

Burst

counter

† For AS4LC2M8S1, Banks A and B will read 1M × 8 (2048 × 512 × 8).

ALLIANCE SEMICONDUCTOR

7/ 5/ 00

123 4 5 6 7...28

下载PDF

与AS4LC1M16S1-8TC相关器件

型号	品牌	描述	获取价格	数据表
AS4LC256K16E0-35JC	ALSC	3.3V 256K X 16 CMOS DRAM (EDO)	获取价格
AS4LC256K16E0-35TC	ETC	x16 EDO Page Mode DRAM	获取价格
AS4LC256K16E0-45JC	ALSC	3.3V 256K X 16 CMOS DRAM (EDO)	获取价格
AS4LC256K16E0-45TC	ETC	x16 EDO Page Mode DRAM	获取价格
AS4LC256K16E0-60JC	ETC	x16 EDO Page Mode DRAM	获取价格
AS4LC256K16E0-60TC	ETC	x16 EDO Page Mode DRAM	获取价格