5秒后页面跳转
AS29F040CW-55/MIL PDF预览

AS29F040CW-55/MIL

更新时间: 2024-02-20 08:58:19
品牌 Logo 应用领域
MICROSS 可编程只读存储器内存集成电路
页数 文件大小 规格书
26页 1590K
描述
Flash,

AS29F040CW-55/MIL 技术参数

生命周期:ActiveReach Compliance Code:compliant
风险等级:5.69内存集成电路类型:FLASH 5V PROM
Base Number Matches:1

AS29F040CW-55/MIL 数据手册

 浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第3页浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第4页浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第5页浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第7页浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第8页浏览型号AS29F040CW-55/MIL的Datasheet PDF文件第9页 
FLASH  
AS29F040  
TM  
Write Pulse “Glitch” Protection  
Noise pulses of less than 5ns (typical) on OE\, CE\, or WE\  
do not initiate a write cycle.  
again read array data with the same exception (see “Erase  
Suspend/Erase Resume” for more information).  
The system must issue the reset command to re-enable the  
device for reading array data if DQ5 goes high, or while in the  
autoselect mode. See the “Reset Command” section, next.  
See also “Requirements for Reading Array Data” in the  
“Device Bus Operations” section for more information. The  
Read Operations table provides the read parameters, and the  
Read Operation Timings diagram shows the timing diagram.  
Logical Inhibit  
Write cycles are inhibited by holding any one of OE\ = VIL,  
CE\ = VIH or WE\ = VIH. To initiate a write cycle, CE\ and WE\  
must be a logical zero while OE\ is a logical one.  
Power-Up Write Inhibit  
If WE\ = CE\ = VIL and OE\ = VIH during power up, the  
device does not accept commands on the rising edge of WE\.  
The internal state machine is automatically reset to reading array  
data on power-up.  
Reset Command  
Writing the reset command to the device resets the device  
to reading array data. Address bits are don’t care for this  
command.  
The reset command may be written between the sequence  
cycles in an erase command sequence before erasing begins.  
This resets the device to reading array data. Once erasure  
begins, however, the device ignores reset commands until the  
operation is complete.  
The reset command may be written between the  
sequence cycles in a program command sequence before  
programming begins. This resets the device to reading array  
data (also applies to programming in Erase Suspend Mode).  
Once programming begins, however, the device ignores reset  
commands until the operation is complete.  
COMMAND DEFINITIONS  
Writing specific address and data commands or sequences  
into the command register initiates device operations. The  
Command Definitions table defines the valid register command  
sequences. Writing incorrect address and data values or  
writing them in the improper sequence resets the device to  
reading array data.  
All addresses are latched on the falling edge of WE\ or CE\,  
whichever happens later. All data is latched on the rising edge  
of WE\ or CE\, whichever happens first (refer to the appropriate  
timing diagrams in the “AC Characteristics” section).  
The reset command may be written between the sequence  
cycles in an autoselect command sequence. Once in the  
autoselect mode, the reset command must be written to return  
to reading array data (also applies to autoselect during Erase  
Suspend).  
If DQ5 goes high during a program or erase operation,  
writing the reset command returns the device to reading array  
data (also applies during Erase Suspend).  
Reading Array Data  
The device is automatically set to reading array data after  
device power-up. No commands are required to retrieve data.  
The device is also ready to read array data after completing an  
Embedded Program or Embedded Erase algorithm.  
After the device accepts an Erase Suspend command,  
the device enters the Erase Suspend mode. The system can  
read array data using the standard read timings, except that  
if it reads at an address within erase-suspended sectors, the  
device outputs status data. After completing a programming  
operation in the Erase Suspend mode, the system may once  
TABLE 3: Autoselect Codes (High Voltage Method)  
Identifier Code  
On DQ7 to DQ0  
Description  
A18 - A16 A15 - A10 A9  
A8 - A7  
A6  
A5 - A2  
A1  
A0  
Manufacturer ID  
Device ID  
X
X
X
X
V
V
X
X
V
V
X
X
V
V
V
01h  
ID  
IL  
IL  
IL  
V
A4h  
ID  
IL  
IL  
IH  
01h (protected)  
Sector Protection  
Verification  
Sector  
Address  
X
V
X
V
X
V
V
IL  
ID  
IL  
IH  
00h  
(unprotected)  
Micross Components reserves the right to change products or specifications without notice.  
AS29F040 Rev. 3.1 07/19  
6

与AS29F040CW-55/MIL相关器件

型号 品牌 描述 获取价格 数据表
AS29F040CW-55/Q AUSTIN 512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F040CW-55/XT AUSTIN 512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F040CW-60/883C AUSTIN 512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F040CW-60/IT AUSTIN 512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F040CW-60/MIL MICROSS Flash,

获取价格

AS29F040CW-60/Q AUSTIN 512K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格