AN734
Vishay Siliconix
DYNAMIC LOAD RESPONSE
PCB LAYOUT
The ability to use a low ESR ceramic capacitor at the output of
the Si9181 helps reduce the glitch during the high slew-rate
step load, while the high closed loop bandwidth reduces the re-
covery time. With a 2.2-mF ceramic capacitor at the output, the
maximum deviation observed in the output is 30 mV, with bet-
ter than 3-mS recovery time. Refer to the Figures 5 and 6. The
recovery time of the output from overshoot during the load re-
moval is the time required to discharge the output capacitor.
The recovery time depends on the voltage overshoot, capaci-
tor and the load current.
The component placement around the LDO should be done
carefully to achieve good dynamic line and load response. The
input and noise capacitor should be kept close to the LDO. The
rise in junction temperature depends on how efficiently the
heat is carried away from the junction to ambient. The junction
to lead thermal impedance is a characteristic of the package
and is fixed. The thermal impedance between lead to ambient
can be reduced by increasing the copper area on PCB. In-
crease the input, output and ground trace area to reduce the
junction-to-ambient thermal impedance.
V
OUT
10 mV/div
I
LOAD
100 mA/div
5.00 ms/div
V
= 3.3 V
OUT
C
IN
= 2.2mF
C
= 2.2 mF
= 1 to 150 mA
= 2 msec
OUT
LOAD
I
t
rise
Figure 5. Load Transient Response-1
V
OUT
10 mV/div
I
LOAD
100 mA/div
5.00 ms/div
V
= 3.3 V
OUT
C
IN
= 2.2mF
C
= 2.2 mF
= 150 to 1 mA
= 2 msec
OUT
LOAD
I
t
fall
Figure 6. Load Transient Response-2
Document Number: 71337
31-Oct-00
www.vishay.com
5