Datasheet > AL4V185

AL4V185

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
凌泰科技 - AVERLOGIC		先进先出芯片
页数	文件大小	规格书
2页	31K
描述
16K, 64K-Bit Line FIFO

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AL4V185 数据手册

/OE

(1k , 4k) x18

Memory

Array

Input

Buffer

Output

Buffer

Input data bus

Output data bus

WCLK

/WEN

Write

Control

Logic

Read

Control

Logic

RCLK

/REN

Write Pointer

Read Pointer

/RRSTB

/WRSTB

/BEB

/IW

/OW

Offset

Regissers

Timing &

Control Logic

Figure 1. AL4V18x FIFO Block Diagram

output data bus width by packing or unpacking

the data. A Big-Endian/Little-Endian data word

format is provided to invert the read-in bytes

sequence for output. And the Retransmit function

allows data to be reread from the FIFO more than

once.

The 18bit input and output ports operate

independently at a maximum speed of 100 MHz.

The built-in address decoder and pointer

managing circuits provide a straightforward bus

interface to serially read/write memory that

reduces inter-chip design efforts. The AL4V18x

embedded memory array and high performance

process technologies with extended controller

functions (read skip, fixed and programmable

status flags... etc.) offer flexible memory

management.

These chips are available as a 64pin STQFP

Package.

These FIFOs support up to 18-bit input and output

data bus-width that is controlled by separate clock

and enable signals respectively. The input data is

acquired at each rising edge of a free running

write clock while a write enable control pin is

asserted. The output data is available after each

rising edge of a free running read clock while a

read enable and output enable control pins are

asserted. When output enable (/OE) is LOW, the

data output bus is active. If /OE is HIGH, the

output data bus will be in a high-impedance. This

signal can control whether the data is going to be

skipped during the read operation.

DISTRIBUTED BY:

Bus-Matching feature can flexibly configure input

and output bus width. The chip can automatically

convert the input data bus width to match up

VER

OGIC

ECHNOLOGIES, INC

ECHNOLOGIES, CORP

TEL: 1 408 361-0400

e-mail: sales_usa@averlogic.comURL: www.averlogic.com

AVER

TEL: 886 2-87523988 e-mail: sales@averlogic.com.tw URL: www.averlogic.com.tw

October 30, 2004

下载PDF

与AL4V185相关器件

型号	品牌	描述	获取价格	数据表
AL4V93	AVERLOGIC	16K, 64K-Bit Line FIFO	获取价格
AL4V95	AVERLOGIC	16K, 64K-Bit Line FIFO	获取价格
AL5000-06	ETC	LUBRICATOR 3/4	获取价格
AL5000-10	ETC	LUBRICATOR 1	获取价格
AL-50-01IRC-850-40	A-BRIGHT	5 mm High Power LED Lamps	获取价格
AL-5010RDBLF	TTELEC	Chassis Mounted Power Wirewound Resistor	获取价格