AHE2812D
TABLE I. Electrical Performance Characteristics - Continued
Test
Symbol
Conditions
-55°C £ TC £ +125°C
Group A
Subgroups
Device
Type
Limits
Unit
VIN = 28 V dc ±5%, CL = 0 unless
otherwise specified
Min
225
Max
9/
Switching
frequency
FS
IOUT = ±625 mA
4,5,6
01
275 KHz
02
03
225
250
245
275
Output response to step transient
load changes
VOTLOAD
50 percent load to/from 100 percent load
4
All
-300
+300 mV pk
7/
5,6
4
-450
-500
-750
+450
No load to/from 50 percent load
All
All
+500
5,6
4
+750
Recovery time step transient load
changes
TTLOAD
50 percent load to/from 100 percent load
70 µs
1/ 7/
5,6
100
No load to 50 percent load
50 percent load to no load
Input step 17 TO 40 V dc
4,5,6
4,5,6
4,5,6
All
All
All
1500
5
ms
Output response to transient step
line changes 5/ 12/
VOTLINE
1200 mV pk
-1500
Input step 40 TO 17 V dc
Input step 17 TO 40 V dc
4,5,6
4,5,6
All
All
Recovery time transient step
line changes 1/ 5/ 12/
TTLINE
4
4
ms
Input step 40 TO 17 V dc
IOUT = 0 and ±625 mA
IOUT = 0 and ±625 mA
4,5,6
4,5,6
4,5,6
4,5,6
All
All
All
All
9/
Turn on overshoot
VTonOS
TonD
600 mV pk
10 ms
Turn on delay 2/ 9/
Load fault recovery 12/
TrLF
10 ms
Notes:
1/ Recovery time is measured from the initiation of the transient to where VOUT has returned to within ±1 percent of VOUT at 50 percent load.
2/ Turn on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 2) while power is applied to the
input.
3/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum
power dissipation.
4/ Total power at both outputs. For operation at 16 V dc input, derate output power by 33 percent.
5/ Input step transition time between 2 and 10 microseconds.
6/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not
disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn on.
7/ Load step transition time between 2 and 10 microseconds.
8/ Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz.
9/ Tested at each output.
10/ When operating with unbalanced loads, at least 25 percent of the load must be on the positive output to maintain regulation.
11/ Parameter guaranteed by line and load regulation tests.
12/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits specified in Table I.
3