5 kV, 6-Channel, SPIsolator Digital Isolator
for SPI with Delay Clock
Data Sheet
ADuM4150
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Supports up to 40 MHz SPI clock speed in delay clock mode
Supports up to 17 MHz SPI clock speed in 4-wire mode
4 high speed, low propagation delay, SPI signal isolation
channels
2 data channels at 250 kbps
Delayed compensation clock line
20-lead SOIC_IC with 8.3 mm creepage
High temperature operation: 125°C
High common-mode transient immunity: >25 kV/µs
Safety and regulatory approvals
V
1
2
20
19
V
DD1
DD2
GND
ADuM4150
ENCODE
GND
1
2
DECODE
DECODE
ENCODE
DECODE
MCLK
MO
3
18 SCLK
ENCODE
SI
4
17
16
15
14
13
12
11
DECODE
SO
SSS
MI
5
ENCODE
MSS
6
V
V
7
IA
OA
CONTROLꢀ
BLOCK
CONTROL
BLOCK
V
V
8
OB
IB
DCLK
NIC
9
CLK
DELAY
UL recognition per UL 1577
GND
GND
1
10
2
5000 V rms for 1 minute SOIC long package
CSA Component Acceptance Notice 5A
VDE certificate of conformity
Figure 1.
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
V
IORM = 849 V peak
APPLICATIONS
Industrial programmable logic controllers (PLC)
Sensor isolation
GENERAL DESCRIPTION
The ADuM41501 is a 6-channel, SPIsolator™ digital isolator
optimized for isolated serial peripheral interfaces (SPIs). Based
on the Analog Devices, Inc., iCoupler® chip scale transformer
technology, the low propagation delay in the CLK, MO/SI,
Table 1. Related Products
Product
Description
ADuM3150
3.75 kV, high speed, clock delayed
SPIsolator
3.75 kV, multichannel SPIsolator
SS
MI/SO, and SPI bus signals supports SPI clock rates of up to
ADuM3151/ADuM3152/
ADuM3153
ADuM3154
ADuM4151/ADuM4152/
ADuM4153
ADuM4154
17 MHz. These channels operate with 13 ns propagation delay
and 1 ns jitter to optimize timing for SPI.
3.75 kV, multiple slave SPIsolator
5 kV, multichannel SPIsolator
The ADuM4150 isolator also provides two additional independent
low data rate isolation channels, one channel in each direction.
Data in the slow channels is sampled and serialized for a 250 kbps
data rate with 2.5 µs of jitter.
5 kV, multiple slave SPIsolator
The ADuM4150 supports a delay clock output on the master
side of the device. This output can be used with an additional
clocked port on the master to support 40 MHz clock performance.
See the Delay Clock section for more information.
1 Protected by U.S. Patents 5,952,849; 6,873,065; 6,262,600; and 7,075,329. Other patents are pending.
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com