Preliminary Technical Data
ADuC7036
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
From MCU Power-Down
Oscillator Running
Wake Up from Interrupt
Wake Up from LIN
Crystal Powered Down
Wake Up from Interrupt
Internal PLL Lock Time
LIN INPUT/OUTPUT GENERAL
Baud Rate
2
2
ms
ms
500
1
ms
ms
1000
7
20,000
18
Bits/sec
V
VDD
Supply voltage range at which the LIN interface
is functional
Input Capacitance
5.5
38
pF
µA
µs
Input Leakage Current
LIN Comparator Response Time1
ILIN DOM MAX
Input (low) = IO_VSS
Using 22 Ω resistor
Current limit for driver when LIN bus is in
dominant state, VBAT = VBAT (MAX)
−800
−400
90
200
40
mA
ILIN_PAS_REC
ILIN
ILIN_PAS_DOM
ILIN_NO_GND
Driver off; 7.0 V < VLIN < 18 V; VDD = VLIN − 0.7 V
VBAT disconnected, VDD = 0 V, 0 < VLIN < 18 V
Input leakage VLIN = 0 V
Control unit disconnected from ground,
GND = VDD; 0 V < VLIN < 18 V; VBAT = 12 V
LIN receiver dominant state, VDD > 7.0 V
LIN receiver recessive state, VDD > 7.0 V
LIN receiver center voltage, VDD > 7.0 V
LIN receiver hysteresis voltage
−20
+20
10
µA
µA
mA
mA
1
1
−1
−1
29
+1
1
VLIN_DOM
VLIN_REC
0.4 VDD
V
V
V
V
1
0.6 VDD
0.475 VDD 0.5 VDD
1
VLIN_CNT
0.525 VDD
0.175 VDD
1
VHYS
1
VLIN_DOM_DRV_LOSUP
LIN dominant output voltage, VDD = 7 V
RL 500 Ω
RL 1000 Ω
VLIN_DOM_DRV_HISUP
1.2
2
V
V
0.6
1
LIN dominant output voltage, VDD = 18 V
LIN recessive output voltage
RL 500 Ω
RL 1000 Ω
VLIN_RECESSIVE
VBAT Shift29
GND Shift29
RSLAVE
V
V
V
V
V
kΩ
V
0.8
0.8 VDD
0
0
20
0.4
−2
0.1 VDD
0.1 VDD
47
1
+2
Slave termination resistance
Voltage drop at the Serial Diode DSer_Int
VDD (MIN) = 7 V
30
0.7
29
VSERIAL DIODE
Symmetry of Transmit
µs
Propagation Delay1
Receive Propagation Delay1
VDD (MIN) = 7 V
VDD (MIN) = 7 V
6
+2
µs
µs
Symmetry of Receive Propagation
Delay1
−2
LIN VERSION 2.0 SPECIFICATION
Bus load conditions (CBUS||RBUS): 1 nF||1 kΩ;
6.8 nF||660 Ω; 10 nF||500 Ω
D1
Duty Cycle 1,
0.396
THREC(MAX) = 0.744 × VBAT
,
THDOM(MAX) = 0.581 × VBAT
,
VSUP = 7.0 V . . . 18 V; tBIT = 50 µs,
D1 = tBUS_REC(MIN)/(2 × tBIT)
D2
Duty Cycle 2,
0.581
1236
THREC(MIN) = 0.284 × VBAT
THDOM(MIN) = 0.422 × VBAT
SUP = 7.0 V . . . 18 V; tBIT = 50 µs,
D2 = tBUS_REC(MAX)/(2 × tBIT)
,
,
V
BSD INPUT/OUTPUT30
Baud Rate
1164
1200
Bits/sec
Rev. Pr.A | Page 7 of 140