DSP Microcomputer
ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L
SYSTEM INTERFACE FEATURES
PERFORMANCE FEATURES
Up to 19 ns instruction cycle time, 52 MIPS sustained
performance
16-bit internal DMA port for high-speed access to on-chip
memory (mode selectable)
Single-cycle instruction execution
Single-cycle context switch
4M-byte memory interface for storage of data tables and pro-
gram overlays (mode selectable)
8-bit DMA to byte memory for transparent program and data
memory transfers (mode selectable)
3-bus architecture allows dual operand fetches in every
instruction cycle
Programmable memory strobe and separate I/O memory
space permits “glueless” system design
Programmable wait state generation
2 double-buffered serial ports with companding hardware
and automatic data buffering
Multifunction instructions
Power-down mode featuring low CMOS standby power dissi-
pation with 400 CLKIN cycle recovery from power-down
condition
Low power dissipation in idle mode
Automatic booting of on-chip program memory from byte-
wide external memory, for example, EPROM, or through
internal DMA Port
INTEGRATION FEATURES
ADSP-2100 family code compatible (easy to use algebraic
syntax), with instruction set extensions
Up to 160K bytes of on-chip RAM, configured
Up to 32K words program memory RAM
Up to 32K words data memory RAM
6 external interrupts
13 programmable flag pins provide flexible system signaling
UART emulation through software SPORT reconfiguration
ICE-Port emulator interface supports debugging in final
systems
Dual-purpose program memory for both instruction and
data storage
Independent ALU, multiplier/accumulator, and barrel shifter
computational units
2 independent data address generators
Powerful program sequencer provides zero overhead loop-
ing conditional instruction execution
Programmable 16-bit interval timer with prescaler
100-lead LQFP and 144-ball BGA
POWER-DOWN
CONTROL
FULL MEMORY MODE
PROGRAMMABLE
MEMORY
PROGRAM
EXTERNAL
ADDRESS
BUS
DATA
MEMORY
UP TO
DATA ADDRESS
GENERATORS
I/O
MEMORY
UP TO
PROGRAM
SEQUENCER
AND
FLAGS
DAG1 DAG2
EXTERNAL
DATA
BUS
PROGRAM MEMORY ADDRESS
DATA MEMORY ADDRESS
BYTE DMA
CONTROLLER
PROGRAM MEMORY DATA
DATA MEMORY DATA
OR
EXTERNAL
DATA
BUS
ARITHMETIC UNITS
SERIAL PORTS
TIMER
INTERNAL
DMA
PORT
ALU
MAC
SHIFTER
SPORT0
SPORT1
ADSP-2100 BASE
ARCHITECTURE
HOST MODE
Figure 1. Functional Block Diagram
ICE-Port is a trademark of Analog Devices, Inc.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2008 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
NTC热敏电阻与PTC热敏电阻的应用原理及应用范围
GTO与普通晶闸管相比为什么可以自关断？为什么普通晶闸管不能呢？从GTO原理、应用范围带你了解原因及推荐型号
LF353数据手册解读：特性、应用、封装、引脚说明、电气参数及替换型号推荐
A4950资料手册解读：特性、应用、封装、引脚功能、电气参数及代换型号
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
