Datasheet > 微控制器和处理器 > 数字信号处理器> ADSP-21366SKBCZENG

ADSP-21366SKBCZENG

更新时间： 2024-02-23 17:31:26

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
54页	523K
描述
SHARC Processor

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADSP-21366SKBCZENG 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LEAD FREE, MS-026BFB-HD, HSLQFP-144	针数：	144
Reach Compliance Code：	compliant	ECCN代码：	3A991.A.2
HTS代码：	8542.31.00.01	风险等级：	5.84
其他特性：	ALSO REQUIRES 3.3V SUPPLY	地址总线宽度：	16
桶式移位器：	YES	边界扫描：	YES
最大时钟频率：	55.55 MHz	外部数据总线宽度：	16
格式：	FLOATING POINT	内部总线架构：	MULTIPLE
JESD-30 代码：	S-PQFP-G144	长度：	20 mm
低功率模式：	NO	端子数量：	144
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	HLFQFP
封装形状：	SQUARE	封装形式：	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	认证状态：	Not Qualified
座面最大高度：	1.6 mm	最大供电电压：	1.26 V
最小供电电压：	1.14 V	标称供电电压：	1.2 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	20 mm
uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER	Base Number Matches：	1

ADSP-21366SKBCZENG 数据手册

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第1页

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第2页

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第3页

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第5页

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第6页

浏览型号ADSP-21366SKBCZENG的Datasheet PDF文件第7页

ADSP-21365/6

Preliminary Technical Data

ADSP-21365/6

CLKOUT

CLKIN

X TAL

CLOCK

ALE

LATCH

AD1 5-0

ADDR

CLK_CFG1-0

BOOTCFG1-0

FLAG3-1

PARALLEL

PORT

RAM, ROM

BOO T ROM

I/O DEVICE

DATA

FLAG0

ADC

(OPTIONAL)

CLK

S DAT

DAI_P1

DAI_ P2

DAI_ P3

S CLK0

S FS0

S D0A

S D0B

SRU

DAC

(OPTIONAL)

CLK

DAI_P 18

DAI_P 19

DAI_ P2 0

SP ORT0-5

TIME RS

S DAT

SPDIF

SRC

IDP

S PI

CLK

PCGA

P CG B

DAI

RES ET

JTAG

Figure 2. ADSP-21365/6 System Sample Configuration

Independent, Parallel Computation Units

Single-Cycle Fetch of Instruction and Four Operands

Within each processing element is a set of computational units.

The computational units consist of an arithmetic/logic unit

(ALU), multiplier, and shifter. These units perform all opera-

tions in a single cycle. The three units within each processing

element are arranged in parallel, maximizing computational

throughput. Single multifunction instructions execute parallel

ALU and multiplier operations. In SIMD mode, the parallel

ALU and multiplier operations occur in both processing ele-

ments. These computation units support IEEE 32-bit single-

precision floating-point, 40-bit extended precision floating-

point, and 32-bit fixed-point data formats.

The ADSP-21365/6 features an enhanced Harvard architecture

in which the data memory (DM) bus transfers data and the pro-

gram memory (PM) bus transfers both instructions and data

(see Figure 1 on page 1). With the ADSP-21365/6’s separate

program and data memory buses and on-chip instruction cache,

the processor can simultaneously fetch four operands (two over

each data bus) and one instruction (from the cache), all in a sin-

gle cycle.

Instruction Cache

The ADSP-21365/6 includes an on-chip instruction cache that

enables three-bus operation for fetching an instruction and four

data values. The cache is selective—only the instructions whose

fetches conflict with PM bus data accesses are cached. This

cache allows full-speed execution of core, looped operations

such as digital filter multiply-accumulates, and FFT butterfly

processing.

Data Register File

A general-purpose data register file is contained in each pro-

cessing element. The register files transfer data between the

computation units and the data buses, and store intermediate

results. These 10-port, 32-register (16 primary, 16 secondary)

vard architecture, allow unconstrained data flow between

computation units and internal memory. The registers in PEX

are referred to as R0-R15 and in PEY as S0-S15.

Data Address Generators With Zero-Overhead Hardware

Circular Buffer Support

The ADSP-21365/6’s two data address generators (DAGs) are

used for indirect addressing and implementing circular data

buffers in hardware. Circular buffers allow efficient program-

ming of delay lines and other data structures required in digital

Rev. PrA

Page 4 of 54

September 2004

1 2 345 6 7...54

下载PDF

与ADSP-21366SKBCZENG相关器件

型号	品牌	描述	获取价格	数据表
ADSP-21366SKSQ-ENG	ADI	SHARC Processor	获取价格
ADSP-21366SKSQZENG	ADI	SHARC Processor	获取价格
ADSP-21366WBBCZ-1A	ADI	SHARC Processor	获取价格
ADSP-21366WBSWZ-1A	ADI	IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, MS-026BFB-HD, LQFP-144, Digital Signal Processor	获取价格
ADSP-21366WYSWZ-2A	ADI	IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, MS-026BFB-HD, LQFP-144, Digital Signal Processor	获取价格
ADSP-21367	ADI	SHARC Processor	获取价格

与ADSP-21366SKBCZENG相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

8
PCF8591数据手册解读：参数、引脚说明
2024-05-11

13
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

6
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

9

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21366SKBCZENG

ADSP-21366SKBCZENG 技术参数

ADSP-21366SKBCZENG 数据手册

与ADSP-21366SKBCZENG相关器件

与ADSP-21366SKBCZENG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21366SKBCZENG

ADSP-21366SKBCZENG 技术参数

ADSP-21366SKBCZENG 数据手册

与ADSP-21366SKBCZENG相关器件

与ADSP-21366SKBCZENG相关文章

您还可以找

您在本页遇到什么问题？