ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
ADSP-2136x
CLKOUT
CLKIN
CLOCK
ALE
X TAL
2
LATCH
AD1 5-0
ADDR
CLK_CFG1-0
PARALLEL
PORT
RAM
2
3
BOOTCFG1-0
FLAG3-1
DATA
OE
RD
I/O DEVICE
WR
WE
FLAG0
CS
ADC
(OPTIONAL)
CLK
FS
DAI_P1
DAI_ P2
DAI_ P3
S DAT
S CLK0
S FS0
SRU
S D0A
S D0B
DAC
(OPTIONAL)
CLK
DAI_P 18
DAI_P 19
DAI_ P2 0
SP ORT0-5
TIME RS
FS
S DAT
SPDIF
SRC
IDP
S PI
CLK
FS
PCGA
P CG B
DAI
RES ET
JTAG
6
Figure 2. ADSP-2136x System Sample Configuration
bandwidth between memory and the processing elements.
When using the DAGs to transfer data in SIMD mode, two data
values are transferred with each access of memory or the regis-
ter file.
SHARC FAMILY CORE ARCHITECTURE
The ADSP-2136x is code-compatible at the assembly level with
the ADSP-2126x, ADSP-21160, and ADSP-21161, and with the
first generation ADSP-2106x SHARC processors. The
ADSP-2136x shares architectural features with the ADSP-2126x
and ADSP-2116x SIMD SHARC processors, as detailed in the
following sections.
Independent, Parallel Computation Units
Within each processing element is a set of computational units.
The computational units consist of an arithmetic/logic unit
(ALU), multiplier, and shifter. These units perform all opera-
tions in a single cycle. The three units within each processing
element are arranged in parallel, maximizing computational
throughput. Single multifunction instructions execute parallel
ALU and multiplier operations. In SIMD mode, the parallel
ALU and multiplier operations occur in both processing
elements. These computation units support IEEE 32-bit
single-precision floating-point, 40-bit extended-precision
floating-point, and 32-bit fixed-point data formats.
SIMD Computational Engine
The ADSP-2136x contains two computational processing ele-
ments that operate as a single-instruction multiple-data (SIMD)
engine. The processing elements are referred to as PEX and PEY
and each contains an ALU, multiplier, shifter, and register file.
PEX is always active, and PEY may be enabled by setting the
PEYEN mode bit in the MODE1 register. When this mode is
enabled, the same instruction is executed in both processing ele-
ments, but each processing element operates on different data.
This architecture is efficient at executing math intensive signal
processing algorithms.
Data Register File
A general-purpose data register file is contained in each pro-
cessing element. The register files transfer data between the
computation units and the data buses, and store intermediate
results. These 10-port, 32-register (16 primary, 16 secondary)
register files, combined with the ADSP-2136x enhanced
Entering SIMD mode also has an effect on the way data is trans-
ferred between memory and the processing elements. When in
SIMD mode, twice the data bandwidth is required to sustain
computational operation in the processing elements. Because of
this requirement, entering SIMD mode also doubles the
Rev. A
|
Page 5 of 52
|
December 2006
5秒后页面跳转
资料手册解读：UC3842参数和管脚说明
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
PCF8574资料解读：主要参数分析、引脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
