5秒后页面跳转
ADS7871 PDF预览

ADS7871

更新时间: 2024-02-20 00:20:33
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
42页 426K
描述
14-BIT, 48-KSPS, DATA ACQUISITION SYSTEM WITH ANALOG-TO-DIGITAL CONVERTER, MUX, PGA, AND REFERENCE

ADS7871 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP-28针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.34Is Samacsys:N
最大模拟输入电压:5.7 V最小模拟输入电压:-0.2 V
转换器类型:ADC, SUCCESSIVE APPROXIMATIONJESD-30 代码:R-PDSO-G28
JESD-609代码:e4长度:10.2 mm
最大线性误差 (EL):0.0122%湿度敏感等级:2
模拟输入通道数量:8位数:14
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
输出位码:BINARY, 2'S COMPLEMENT BINARY输出格式:SERIAL
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP28,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
采样速率:0.048 MHz座面最大高度:2 mm
子类别:Analog to Digital Converters最大压摆率:2 mA
最小供电电压:2.7 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.3 mmBase Number Matches:1

ADS7871 数据手册

 浏览型号ADS7871的Datasheet PDF文件第34页浏览型号ADS7871的Datasheet PDF文件第35页浏览型号ADS7871的Datasheet PDF文件第36页浏览型号ADS7871的Datasheet PDF文件第38页浏览型号ADS7871的Datasheet PDF文件第39页浏览型号ADS7871的Datasheet PDF文件第40页 
ꢀ ꢁꢂ ꢃꢄ ꢃꢅ  
www.ti.com  
SLAS370C − APRIL 2002 − REVISED OCTOBER 2004  
APPLICATION INFORMATION  
REQUIRED SUPPORT ELEMENTS  
As with any precision analog integrated circuit, good power supply bypassing is required. A low ESR ceramic  
capacitor in parallel with a large value electrolytic capacitor across the supply line furnishes the required  
performance. Typical values are 0.1 µF and 10 µF respectively. Noise performance of the internal voltage  
reference circuit is improved if a ceramic capacitor of approximately 0.01 µF is connected from VREF to ground.  
Increasing the value of this capacitor may bring slight improvement in the noise on VREF but increases the time  
required to stabilize after turn on.  
If the internal buffer amplifier is used, it must have an output filter capacitor connected to ground to ensure  
stability. A nominal value of 0.47 µF provides the best performance. Any value between 0.1 µF and 10 µF is  
acceptable. In installations where one ADS7871 buffer is used to drive several devices, an additional filter  
capacitor of 0.1 µF should be installed at each of the slave devices.  
The circuit in Figure 43 shows a typical installation with all control functions under control of the host embedded  
controller. The SCLK is active on the falling edge. If the internal voltage reference and oscillator are used, they  
must be turned on by setting the corresponding control bits in the device registers. These registers must be  
set on power up and after any reset operation.  
VDD  
ADS7871  
0.01 µF  
10 µF  
24  
25  
RESET  
VDD  
GND  
RISE/FALL  
23  
11  
12  
13  
14  
CS  
D100  
D101  
D102  
D103  
20  
21  
22  
SCLK  
DIN  
Serial Interface  
DOUT  
Digital I/O − 4 Lines  
LN0  
LN1  
LN2  
LN3  
LN4  
LN5  
LN6  
LN7  
1
2
3
4
5
6
7
8
18  
19  
16  
17  
26  
27  
28  
15  
OSC_CTRL  
CCLK  
CONVERT  
BUSY  
VREF  
BUFIN  
0.01 µF  
BUFOUT/REFIN  
GND  
0.47 µF  
Analog In − 8 Lines  
Figure 43. Typical Operation with Recommended Capacitor Values  
37  

与ADS7871相关器件

型号 品牌 描述 获取价格 数据表
ADS7871_14 TI PGA Gains: 1, 2, 4, 5, 8, 10, 16, 20 V/V

获取价格

ADS7871IDB TI 14-BIT, 48-KSPS, DATA ACQUISITION SYSTEM WITH ANALOG-TO-DIGITAL CONVERTER, MUX, PGA, AND R

获取价格

ADS7871IDBG4 TI 14-BIT, 48-KSPS, DATA ACQUISITION SYSTEM WITH ANALOG-TO-DIGITAL CONVERTER, MUX, PGA, AND R

获取价格

ADS7871IDBR TI 14-BIT, 48-KSPS, DATA ACQUISITION SYSTEM WITH ANALOG-TO-DIGITAL CONVERTER, MUX, PGA, AND R

获取价格

ADS7871IDBRG4 TI 14-BIT, 48-KSPS, DATA ACQUISITION SYSTEM WITH ANALOG-TO-DIGITAL CONVERTER, MUX, PGA, AND R

获取价格

ADS7881 BB 16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DI

获取价格