ADP1740ACPZ-1.2-R7

更新时间： 2024-01-18 00:54:01

品牌	Logo	应用领域
亚德诺 - ADI		稳压器
页数	文件大小	规格书
20页	743K
描述
2 A, Low VIN, Low Dropout Linear Regulator

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADP1740ACPZ-1.2-R7 数据手册

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第1页

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第2页

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第3页

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第5页

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第6页

浏览型号ADP1740ACPZ-1.2-R7的Datasheet PDF文件第7页

ADP1740/ADP1741

Data Sheet

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

SENSE INPUT BIAS CURRENT

(ADP1740)

SNS_I-BIAS

1.6 V ≤ V_IN≤ 3.6 V

µA

OUTPUT NOISE

OUT_NOISE

10 Hz to 100 kHz, V_OUT= 0.75 V

10 Hz to 100 kHz, V_OUT= 2.5 V

V_IN= V_OUT+ 1 V, I_OUT= 10 mA

1 kHz, V_OUT= 0.75 V

1 kHz, V_OUT= 2.5 V

10 kHz, V_OUT= 0.75 V

10 kHz, V_OUT= 2.5 V

100 kHz, V_OUT= 0.75 V

100 kHz, V_OUT= 2.5 V

µV rms

POWER SUPPLY REJECTION RATIO PSRR

¹Minimum output load current is 500 μA.

²Accuracy when VOUT is connected directly to ADJ. When VOUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances

of the resistors used.

³Based on an endpoint calculation using 10 mA and 2 A loads. See Figure 6 for typical load regulation performance.

⁴Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage. This applies only to output voltages

above 1.6 V.

⁵Start-up time is defined as the time between the rising edge of EN to V_OUTbeing at 95% of its nominal value.

⁶Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V

output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

Parameter

Symbol

C_MIN

Test Conditions/Comments

T_A= –40°C to +125°C

Min

3.3

Typ

Max

Unit

µF

MINIMUM INPUT AND OUTPUT CAPACITANCE¹

CAPACITOR ESR

R_ESR

T_A= –40°C to +125°C

0.001

0.1

Ω

¹The minimum input and output capacitance should be greater than 3.3 µF over the full range of operating conditions. The full range of operating conditions in the

application must be considered during capacitor selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;

Y5V and Z5U capacitors are not recommended for use with this LDO.

Rev. E | Page 4 of 20

1 2 345 6 7...20

下载PDF

与ADP1740ACPZ-1.2-R7相关器件

型号	品牌	描述	获取价格	数据表
ADP1740ACPZ-1.3-R7	ADI	2 A, Low VIN Dropout, Linear Regulator	获取价格
ADP1740ACPZ-1.5-R7	ADI	2 A, Low VIN, Low Dropout Linear Regulator	获取价格
ADP1740ACPZ-1.8-R7	ADI	2 A, Low VIN, Low Dropout Linear Regulator	获取价格
ADP1740ACPZ-2.5-R7	ADI	2 A, Low VIN, Low Dropout Linear Regulator	获取价格
ADP1741	ADI	2 A, Low Dropout, CMOS Linear Regulator	获取价格
ADP1741ACPZ	ADI	IC VREG 0.75 V-3 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.28 V DROPOUT, QCC16, 4 X 4 MM, ROH	获取价格