5秒后页面跳转
ADN2809 PDF预览

ADN2809

更新时间: 2024-02-24 05:04:43
品牌 Logo 应用领域
亚德诺 - ADI 放大器时钟
页数 文件大小 规格书
13页 183K
描述
Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

ADN2809 数据手册

 浏览型号ADN2809的Datasheet PDF文件第1页浏览型号ADN2809的Datasheet PDF文件第3页浏览型号ADN2809的Datasheet PDF文件第4页浏览型号ADN2809的Datasheet PDF文件第5页浏览型号ADN2809的Datasheet PDF文件第6页浏览型号ADN2809的Datasheet PDF文件第7页 
ADN2809  
ADN2809 ELECTRICAL CHARACTERISTICS at TA=TMIN to TMAX, VCC=VMIN to VMAX, VEE=0V, CF=4.7mF, 20 ohm ESR for xo unless otherwise noted  
Parameter  
Conditions  
Min  
Typ  
Max  
Units  
QUANTIZER–DC CHARACTERISTICS  
Input Voltage Range  
Single Ended, DC Coupled @ PIN or NIN  
0
0.4  
1.2  
1.2  
V
V
V
mV  
mV  
mV  
mA  
Input Common Mode Voltage  
Input Peak-to-Peak Differential Voltage  
Input Sensitivity, VSENSE (Peak-to-Peak Differential)  
Input Overdrive, VOD  
Input Maximum Offset Voltage  
Input Current  
@ PIN or NIN AC Coupled I/P1  
PIN- NIN, Figure 2, BER= <1 x 10-10  
Figure 3, BER = <1 X 10-10  
SliceP, SliceN = VCC  
2.4  
6
3
0.5  
10  
244  
10  
5
Input RMS Noise  
BER = <1 X 10-10  
mVrms  
QUANTIZER-AC CHARACTERISTICS  
Upper –3 dB Bandwidth  
Small Signal Gain  
S11 Maximum @ 2.5GHz, Figure 7  
Input Resistance  
1.9  
54  
-15  
50  
0.65  
10  
GHz  
dB  
dB  
W
pF  
ps  
Differential  
Single-Ended  
Input Capacitance  
Pulse Width Distortion  
QUANTIZER SLICE ADJUSTMENT  
Gain (Threshold/Vin)  
Control Voltage Range  
Control Voltage Range  
Slice Threshold Offset  
Vin = SliceP-SliceN  
SliceP-SliceN  
SliceP or SliceN  
Full input range  
0.131  
-0.8  
1.3  
0.134  
0.8  
VCC  
1.0  
V/V  
V
V
-1.0  
mV  
LEVEL DETECT  
Level Detect Range (See Figure 4)  
2
6
15  
3
8.8  
17  
4
12  
21  
mV  
mV  
mV  
RTHRESH = 0W  
R
R
THRESH = 10kW  
THRESH = 200kW  
Response Time  
0.1  
3
5
ms  
DC Coupled  
Hysterises (Electrical), AC Coupled Signal  
5
5
5
7
7
7
dB  
dB  
dB  
RTHRESH = 0W  
R
R
THRESH = 10kW  
THRESH = 200kW  
SDOUT output Logic High  
SDOUT output Logic Low  
2.7  
3
0.2  
V
V
Load = +2mA (ADN2812 Sources I)  
Load = -2mA (ADN2812 Sinks I)  
0.4  
Level Detect Output is a logic “1” LVCMOS  
Compatible with no signal present.  
POWER SUPPLY VOLTAGE  
POWER SUPPLY CURRENT  
VMIN to VMAX  
VMIN to VMAX  
3.0  
140  
3.6  
380  
V
mA  
236  
NOTE: SONET SPECS APPEAR IN  
BOLD  
PHASE-LOCKED LOOP CHARACTERISTICS  
OC-48  
Gigabit Ethernet  
OC-12  
JITTER TRANSFER BANDWIDTH  
(See Figure 5 and Table 1)  
370  
185  
93  
2000  
1000  
500  
KHz  
KHz  
KHz  
KHz  
OC-3  
23  
130  
OC-48  
Gigabit Ethernet  
OC-12  
JITTER TOLERANCE TRACKING BANDWIDTH  
(See Figure 5 and Table 1)  
1.0  
0.5  
0.25  
0.065  
4.8  
4.8  
4.8  
4.8  
MHz  
MHz  
MHz  
MHz  
OC-3  
600 Hz  
6 KHz  
100 MHz  
1 MHz  
JITTER TOLERANCE (OC-48)  
80  
>202  
5.5  
UIp-p  
UIp-p  
UIp-p  
UIp-p  
>0.62  
JITTER GENERATION  
(12kHz to 20MHz)  
OC-48  
0.003  
0.03  
0.01  
0.1  
UI rms  
UIp-p  
Gigabit Ethernet  
OC-12  
(12kHz to 10MHz)  
(12kHz to 5MHz)  
(12kHz to 1.3MHz)  
0.003  
0.03  
0.01  
0.1  
UI rms  
UIp-p  
0.003  
0.03  
0.01  
0.1  
UI rms  
UIp-p  
OC-3  
0.003  
0.03  
0.01  
0.1  
UI rms  
UIp-p  
REV. PrB Oct. .2001  
- 2 -  

与ADN2809相关器件

型号 品牌 描述 获取价格 数据表
ADN2809XCP ADI Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

获取价格

ADN2809XCP-RL ADI Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

获取价格

ADN2811 ADI OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2811ACP-CML ADI OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2811ACP-CML-RL ADI OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2812 ADI Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting

获取价格