PRELIMINARY TECHNICAL DATA
ADM8840
PIN FUNCTION DESCRIPTION
Pin
Mnemonic
Function
1ꢀ3±
C1+ꢀC1-
External capacitor C1 is connected between these pins. A 3.3F capacitor is
recommended.
±ꢀ±±
3
VCC
Positive Supply Voltage Input. Connect this pin to 3V supply. A 4.7
decoupling capacitor should be attached close to pin ±.
F
VOUT
Voltage Doubler Output. This was derived by doubling the 3V supply. A 3.3F
capacitor to ground is required on this pin.
4
5
6
+5VOUT
+5VIN
+5.0V output pin. This was derived by doubling and regulating the +3V supply.
A ±.±F capcitor to ground is required on this pin to stabilise the regulator.
+5.0V input pin. This is the input to the voltage tripler and inverter charge pump
circuits.
S H D N
Digital Input. 3V CMOS Logic. Active low shutdown control. This shuts down
the timing generator and enables the discharge circuit to dissipate the charge on
the voltage outputsꢀ thus driving them to 0V.
7
DAC1_SD
DAC1_IN
GND
Switches over to external DAC1 input when asserted.
Input for external DAC1 signal.
Device Ground Pin.
9
17ꢀ 31
13
SCLK
External Clock Input. Used to load DAC 1 with COM Voltage amplitude and
DAC ± with COM Centre Voltage.
1±
11
DATA
Digital Data Input to both DAC’s 1 and ±.
CS / LDAC
Dual function pin.
1.Chip Select. Digital Input Logic. Chip Select for Digital Interface.
±. Load DAC. Digital Input Logic. DAC’s 1 and ± perform a conversion on a
low-to-high transition.
18
16
14
COM_IN
Clock Input from digital controller chip. This input is level shiftedꢀ offset and
inverted to provide a COM Voltage output swing at a frequency of the COM_IN
input.
COM_OUT_AC
COM_OUT
COM_OUT_AC outputs the COM_IN signal inverted and level shifted by the
value programmed on DAC 1. A 4.7F capacitor is connected between this pin
and COM_OUT.
The AC output on COM_OUT_AC is added to the center voltage programmed on
DAC± so that the desired amplitudeꢀ centered about the correct center voltage
appears on COM_OUT. The load capacitance seen by this pin is the bulk capaci
tance of the panelꢀ typically ±0nF.
8
DAC±_SD
Switches over to external DAC± input when asserted.
Input for external DAC± signal.
10
15
DAC±_IN
TRANS_OUT
Level Translator Reference Output Voltage. This is the voltage that the value on
DAC 1 is gained up to to provide the upper voltage for the Level Translator.
voltage of between 4.0V and 7.0V can be output here. A 4.7F cap is
recommended for this pin.
A
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the ADM8840 features proprietary ESD protection circuitryꢀ permanent damage
may occur on devices subjected to high energy electrostatic discharges. Thereforeꢀ proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
REV. PrG 2/03
–5–