5秒后页面跳转
ADF5002BCPZ-RL7 PDF预览

ADF5002BCPZ-RL7

更新时间: 2024-01-13 02:18:47
品牌 Logo 应用领域
亚德诺 - ADI 预分频器多谐振动器逻辑集成电路PC时钟
页数 文件大小 规格书
12页 250K
描述
4GHz to 18GHz Divide-by-8 Prescaler

ADF5002BCPZ-RL7 技术参数

Source Url Status Check Date:2013-05-01 14:56:36.029是否无铅:含铅
是否Rohs认证:符合生命周期:Active
零件包装代码:QFN包装说明:HVQCCN,
针数:16Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.69Samacsys Confidence:
Samacsys Status:ReleasedSchematic Symbol:https://componentsearchengine.com/symbol.php?partID=579030
PCB Footprint:https://componentsearchengine.com/footprint.php?partID=579030Samacsys PartID:579030
Samacsys Image:https://componentsearchengine.com/Images/9/ADF5002BCPZ-RL7.jpgSamacsys Thumbnail Image:https://componentsearchengine.com/Thumbnails/1/ADF5002BCPZ-RL7.jpg
Samacsys Pin Count:17Samacsys Part Category:Integrated Circuit
Samacsys Package Category:OtherSamacsys Footprint Name:QFN50P300X300X80-17N
Samacsys Released Date:2017-01-11 11:21:59Is Samacsys:N
系列:5002JESD-30 代码:S-XQCC-N16
JESD-609代码:e3长度:3 mm
逻辑集成电路类型:PRESCALER湿度敏感等级:3
数据/时钟输入次数:1功能数量:1
端子数量:16最高工作温度:105 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:0.8 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

ADF5002BCPZ-RL7 数据手册

 浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第2页浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第3页浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第4页浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第5页浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第6页浏览型号ADF5002BCPZ-RL7的Datasheet PDF文件第7页 
4 GHz to 18 GHz  
Divide-by-8 Prescaler  
ADF5002  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
CE  
Divide-by-8 prescaler  
High frequency operation: 4 GHz to 18 GHz  
Integrated RF decoupling capacitors  
Low power consumption  
ADF5002  
BIAS  
VDDx  
100  
100Ω  
Active mode: 30 mA  
1pF  
Power-down mode: 7 mA  
3pF  
RFOUT  
RFOUT  
DIVIDE  
BY 8  
Low phase noise: −153 dBc/Hz  
Single dc supply: 3.3 V compatible with ADF4xxx PLLs  
Temperature range: −40°C to +105°C  
Small package: 3 mm × 3 mm LFCSP  
RFIN  
1pF  
50Ω  
GND  
APPLICATIONS  
Figure 1.  
PLL frequency range extender  
Point-to-point radios  
VSAT radios  
Communications test equipment  
GENERAL DESCRIPTION  
The ADF5002 prescaler is a low noise, low power, fixed RF  
divider block that can be used to divide down frequencies as  
high as 18 GHz to a lower frequency suitable for input to a  
PLL IC, such as the ADF4156 or the ADF4106. The ADF5002  
provides a divide-by-8 function. The ADF5002 operates from  
a 3.3 V supply and has differential 100 Ω RF outputs to allow  
direct interface to the differential RF inputs of PLLs such as  
the ADF4156 and ADF4106.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2010 Analog Devices, Inc. All rights reserved.  
 

与ADF5002BCPZ-RL7相关器件

型号 品牌 描述 获取价格 数据表
A-DF50LL-TL-B ASSMANN GLASS-FILLED THERMOPLASTIC PBT

获取价格

A-DF50LL-TL-B-R ASSMANN GLASS-FILLED THERMOPLASTIC PBT

获取价格

A-DF-50-LL-Z ASSMANN ASS 4884 CO

获取价格

A-DF50PP-TL-B-R ASSMANN D-SUB CONNECTOR SOLDER TAIL

获取价格

ADF5355 ADI Microwave Wideband Synthesizer with Integrated VCO

获取价格

ADF5355_17 ADI Microwave Wideband Synthesizer with Integrated VCO

获取价格