Microwave Wideband Synthesizer
with Integrated VCO
Data Sheet
ADF5356
FEATURES
GENERAL DESCRIPTION
RF output frequency range: 53.125 MHz to 13,600 MHz
Noise floor integer channel: −227 dBc/Hz
Noise floor fractional channel: −225 dBc/Hz
Integrated rms jitter (1 kHz to 20 MHz): 97 fs for 6 GHz output
Fractional-N synthesizer and integer N synthesizer
Pin compatible to the ADF5355
The ADF5356 allows implementation of fractional-N or integer N
phase-locked loop (PLL) frequency synthesizers when used with
an external loop filter and an external reference frequency. The
wideband microwave VCO design permits frequency operation
from 6.8 GHz to 13.6 GHz at one radio frequency (RF) output. A
series of frequency dividers at another frequency output permits
operation from 53.125 MHz to 6800 MHz.
High resolution, 52-bit modulus
Phase frequency detector (PFD) operation to 125 MHz
Reference input frequency operation to 600 MHz
Maintains frequency lock over −40°C to +85°C
Low phase noise, voltage controlled oscillator (VCO)
Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
Analog and digital power supplies: 3.3 V
Charge pump and VCO power supplies: 5.0 V typical
Logic compatibility: 1.8 V
The ADF5356 has an integrated VCO with a fundamental
output frequency ranging from 3400 MHz to 6800 MHz. In
addition, the VCO frequency is connected to divide by 1, 2, 4, 8,
16, 32, or 64 circuits that allow the user to generate RF output
frequencies as low as 53.125 MHz. For applications that require
isolation, the RF output stage can be muted. The mute function
is both pin- and software-controllable.
Control of all on-chip registers is through a simple 3-wire interface.
The ADF5356 operates with analog and digital power supplies
ranging from 3.15 V to 3.45 V, with charge pump and VCO
supplies from 4.75 V to 5.25 V. The ADF5356 also contains
hardware and software power-down modes.
Programmable output power level
RF output mute function
Supported by the ADIsimPLL design tool
APPLICATIONS
Wireless infrastructure (LTE, W-CDMA, TD-SCDMA,
WiMAX, GSM, PCS, DCS)
Point to point and point to multipoint microwave links
Satellites and very small aperture terminals (VSATs)
Test equipment and instrumentation
Clock generation
FUNCTIONAL BLOCK DIAGRAM
V
VCO
AV
DV
V
R
AV
V
RF
CE
DD
DD
P
SET
DD
MULTIPLEXER
MUXOUT
10-BIT R
COUNTER
÷2
DIVIDER
REF
A
B
IN
×2
DOUBLER
C
C
1
2
REG
REG
LOCK
DETECT
REF
IN
CHARGE
PUMP
CLK
DATA
LE
CP
OUT
DATA REGISTER
FUNCTION
LATCH
PHASE
COMPARATOR
V
V
TUNE
REF
V
VCO
CORE
BIAS
×2
INTEGER
REG
FRACTION
REG
MODULUS
REG
V
REGVCO
OUTPUT
STAGE
RF
B
OUT
THIRD-ORDER
FRACTIONAL INTERPOLATOR
PDB
RF
RF
÷ 1/2/4/8/
16/32/64
A+
A–
OUTPUT
STAGE
OUT
N COUNTER
RF
OUT
ADF5356
MULTIPLEXER
A
CP
SD
GND
A
GNDVCO
A
GND
GND
GNDRF
Figure 1.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support
©2017 Analog Devices, Inc. All rights reserved.
www.analog.com