5秒后页面跳转
ADF4355-3BCPZ-RL7 PDF预览

ADF4355-3BCPZ-RL7

更新时间: 2024-01-10 10:39:42
品牌 Logo 应用领域
亚德诺 - ADI 输入元件信息通信管理
页数 文件大小 规格书
35页 917K
描述
Microwave Wideband Synthesizer with Integrated VCO

ADF4355-3BCPZ-RL7 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:HVQCCN,
针数:32Reach Compliance Code:compliant
风险等级:5.68其他特性:INPUT FREQUENCY IN SINGLE-ENDED MODE 250MHZ; WHEN DOUBLER ENABLED= 100MHZ
模拟集成电路 - 其他类型:PHASE LOCKED LOOPJESD-30 代码:S-XQCC-N32
JESD-609代码:e3长度:5 mm
湿度敏感等级:3功能数量:1
端子数量:32最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
座面最大高度:0.8 mm最大供电电压 (Vsup):3.4485 V
最小供电电压 (Vsup):3.1515 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:5 mmBase Number Matches:1

ADF4355-3BCPZ-RL7 数据手册

 浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第1页浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第2页浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第4页浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第5页浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第6页浏览型号ADF4355-3BCPZ-RL7的Datasheet PDF文件第7页 
ADF4355-3  
Data Sheet  
TABLE OF CONTENTS  
Features .............................................................................................. 1  
Register 4 ..................................................................................... 22  
Register 5 ..................................................................................... 23  
Register 6 ..................................................................................... 24  
Register 7 ..................................................................................... 26  
Register 8 ..................................................................................... 27  
Register 9 ..................................................................................... 27  
Register 10................................................................................... 28  
Register 11................................................................................... 28  
Register 12................................................................................... 29  
Register Initialization Sequence ............................................... 29  
Frequency Update Sequence..................................................... 30  
RF Synthesizer—A Worked Example ...................................... 30  
Reference Doubler and Reference Divider ............................. 30  
Spurious Optimization and Fast Lock..................................... 31  
Optimizing Jitter......................................................................... 31  
Spur Mechanisms ....................................................................... 31  
Lock Time.................................................................................... 31  
Applications Information .............................................................. 32  
Direct Conversion Modulator .................................................. 32  
Power Supplies............................................................................ 33  
Applications....................................................................................... 1  
General Description......................................................................... 1  
Functional Block Diagram .............................................................. 1  
Revision History ............................................................................... 2  
Specifications..................................................................................... 3  
Timing Characteristics ................................................................ 5  
Absolute Maximum Ratings............................................................ 6  
Transistor Count........................................................................... 6  
ESD Caution.................................................................................. 6  
Pin Configuration and Function Descriptions............................. 7  
Typical Performance Characteristics ............................................. 9  
Theory of Operation ...................................................................... 12  
Reference Input Section............................................................. 12  
RF N Divider............................................................................... 12  
Phase Frequency Detector (PFD) and Charge Pump............ 13  
MUXOUT and Lock Detect...................................................... 13  
Input Shift Registers................................................................... 13  
Program Modes .......................................................................... 14  
VCO.............................................................................................. 14  
Output Stage................................................................................ 14  
Loop Filter ................................................................................... 14  
Register Maps.................................................................................. 16  
Register 0 ..................................................................................... 18  
Register 1 ..................................................................................... 19  
Register 2 ..................................................................................... 20  
Register 3 ..................................................................................... 21  
Printed Circuit Board (PCB) Design Guidelines for a Chip-  
Scale Package .............................................................................. 33  
Output Matching........................................................................ 33  
Outline Dimensions....................................................................... 34  
Ordering Guide .......................................................................... 34  
REVISION HISTORY  
8/2017—Rev. A to Rev. B  
Changes to Figure 25...................................................................... 17  
Changes to Reference Mode Section ........................................... 23  
Changes to Negative Bleed Section.............................................. 24  
Changes to Charge Pump Bleed Current Section...................... 25  
Changes to Figure 34, Figure 35, and Register 8 Section.......... 27  
Changes to Figure 37 and Register 11 Section ........................... 28  
Changes to Frequency Update Sequence .................................... 30  
Updated Outline Dimensions....................................................... 34  
Changes to Ordering Guide .......................................................... 34  
1/2016—Rev. 0 to Rev. A  
Change to Integrated RMS Jitter Parameter, Unit Column,  
Table 1 ................................................................................................ 4  
Changes to Reference Input Section ............................................ 12  
Changes to Table 6.......................................................................... 15  
7/2015—Revision 0: Initial Version  
Rev. B | Page 2 of 34  
 

与ADF4355-3BCPZ-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADF4355BCPZ ADI Microwave Wideband Synthesizer with Integrated VCO

获取价格

ADF4355BCPZ-RL7 ADI Microwave Wideband Synthesizer with Integrated VCO

获取价格

ADF4356 ADI 6.8 GHz Wideband Synthesizer with Integrated VCO

获取价格

ADF4356_17 ADI 6.8 GHz Wideband Synthesizer with Integrated VCO

获取价格

ADF4356BCPZ ADI 6.8 GHz Wideband Synthesizer with Integrated VCO

获取价格

ADF4356BCPZ-RL7 ADI 6.8 GHz Wideband Synthesizer with Integrated VCO

获取价格