Data Sheet
ADF4152HV
SPECIFICATIONS
AVDD = DVDD = SDVDD = 3.3 V 10%; VP = 6.0 V to 30 V; GND = 0 V; operating temperature range is TA = −40°C to +85°C, unless
otherwise noted. VCP is the voltage at the CPOUT pin.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFIN CHARACTERISTICS
Input Frequency
10
10
300
30
MHz
MHz
For f < 10 MHz, ensure slew rate > 21 V/µs
Reference doubler enabled (DB25 bit in
Register 2 is set to 1)
Input Sensitivity
Input Capacitance
Input Current
0.7
AVDD
5.0
±±0
V p-p
pF
µA
Biased at AVDD/2; ac coupling ensures AVDD/2 bias
RF INPUT CHARACTERISTICS
For lower RFIN± frequencies, ensure slew
rate > 400 V/µs
RF Input Frequency (RFIN±)
RF Output Buffer Disabled
0.5
0.5
0.5
0.5
4.0
5.0
3.5
3.0
GHz
GHz
GHz
GHz
−10 dBm ≤ RF input power ≤ +5 dBm
−5 dBm ≤ RF input power ≤ +5 dBm
−10 dBm ≤ RF input power ≤ +5 dBm
−10 dBm ≤ RF input power ≤ +5 dBm
RF Output Buffer Enabled
RF Output Buffer and Dividers
Enabled
Prescaler Output Frequency
PHASE DETECTOR
750
MHz
Phase Detector Frequency
2±
20
2±
MHz
MHz
MHz
Low noise mode
Low spur mode
Integer N mode
HIGH VOLTAGE CHARGE PUMP
Charge Pump Current, ICP
Sink/Source
High Value
Low Value
High Value vs. RSET
384
48
µA
µA
µA
µA
kΩ
%
%
%
%
nA
RSET = 5.1 kΩ
RSET = 5.1 kΩ
RSET = 10 kΩ
RSET = 3.3 kΩ
19±
3.3
594
10
RSET Range
Sink and Source Current Matching
Absolute ICP Accuracy
ICP vs. VCP
ICP vs. Temperature
ICP Leakage
±
3
2.5
2.5
2.5
1.0 V ≤ VCP ≤ (VP − 1.0 V); VP = ± V to 30 V
1.0 V ≤ VCP ≤ (VP − 1.0 V)
VCP = VP/2
VCP = VP/2
LOGIC INPUTS
Input Voltage
High, VINH
2.0
V
Low, VINL
0.±
V
Input Current, IINH/IINL
Input Capacitance, CIN
LOGIC OUTPUTS
Output Voltage
High, VOH
±1
15.0
µA
pF
DVDD − 0.4
V
V
CMOS output selected
IOL = 500 µA
Low, VOL
0.4
Output High Current, IOH
500
µA
Rev. 0 | Page 3 of 27