5秒后页面跳转
ADC09QJ800AAVT PDF预览

ADC09QJ800AAVT

更新时间: 2024-02-11 04:03:50
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
151页 4922K
描述
ADC09xJ800 Quad, Dual, Single Channel, 800-MSPS, 9-bit, Analog-to-Digital Converter (ADC) with JESD204C Interface

ADC09QJ800AAVT 数据手册

 浏览型号ADC09QJ800AAVT的Datasheet PDF文件第2页浏览型号ADC09QJ800AAVT的Datasheet PDF文件第3页浏览型号ADC09QJ800AAVT的Datasheet PDF文件第4页浏览型号ADC09QJ800AAVT的Datasheet PDF文件第5页浏览型号ADC09QJ800AAVT的Datasheet PDF文件第6页浏览型号ADC09QJ800AAVT的Datasheet PDF文件第7页 
ADC09QJ800, ADC09DJ800, ADC09SJ800  
SBASAG1 – OCTOBER 2021  
ADC09xJ800 Quad, Dual, Single Channel, 800-MSPS, 9-bit, Analog-to-Digital  
Converter (ADC) with JESD204C Interface  
1 Features  
2 Applications  
ADC Core:  
– Resolution: 9 Bit  
– Non-interleaved architecture  
– Internal dither reduces high-order harmonics  
Performance specifications:  
Light detection and ranging (LiDAR)  
Handheld test equipment  
Multi-channel oscilloscopes and digitizers  
Wireless communications test equipment  
Optical coherent tomography (OCT)  
Electronic warfare (SIGINT, ELINT)  
Satellite communications (SATCOM)  
– SNR (–1 dBFS, 97 MHz): 53.5 dBFS  
– ENOB (–1 dBFS, 97 MHz): 8.51 Bits  
– SFDR (–1 dBFS, 97 MHz): 64 dBFS  
– Noise floor (–20 dBFS, 97 MHz): –140.5  
dBFS/Hz  
Full-scale input voltage: 800 mVPP-DIFF  
Full-power input bandwidth: 6 GHz  
JESD204C Serial data interface:  
– Support for 2 to 8 (Quad/Dual channel) or 1 to 4  
(Single channel) total SerDes lanes  
– Maximum baud-rate: 17.16 Gbps  
– 64B/66B and 8B/10B encoding modes  
– Subclass-1 support for deterministic latency  
– Compatible with JESD204B receivers  
Optional internal sampling clock generation  
– Internal PLL and VCO (7.2–8.2 GHz)  
SYSREF Windowing eases synchronization  
Four clock outputs simplify system clocking  
– Reference clocks for FPGA or adjacent ADC  
– Reference clock for SerDes transceivers  
Timestamp input and output for pulsed systems  
Power consumption (800 MSPS):  
3 Description  
ADC09xJ800 is a family of quad, dual and single  
channel, 9-bit, 800 MSPS analog-to-digital converters  
(ADC). Low power consumption, high sampling rate  
and 12-bit resolution makes the ADC09xJ800 ideally  
suited for a variety of multichannel communications  
and test systems.  
Full-power input bandwidth (-3 dB) of 6 GHz enables  
direct RF sampling of of L-band and S-band.  
Device Information  
PART NUMBER  
PACKAGE(1)  
BODY SIZE (NOM)  
ADC09QJ800  
ADC09DJ800  
ADC09SJ800  
FCBGA (144) 10.0 mm × 10.0 mm  
(1) For all available packages, see the package option  
addendum at the end of the data sheet.  
– Quad Channel: 420 mW / channel  
– Dual channel: 555 mW / channel  
– Single channel: 840 mW  
Power supplies: 1.1 V, 1.9 V  
Quad Channel Block Diagram  
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,  
intellectual property matters and other important disclaimers. PRODUCTION DATA.  
 
 
 

与ADC09QJ800AAVT相关器件

型号 品牌 获取价格 描述 数据表
ADC09QJ800AAVTQ1 TI

获取价格

ADC09xJ800-Q1 Quad, Dual, Single Channel, 800-MSPS, 9-bit, Analog-to-Digital Converter (AD
ADC09QJ800-Q1 TI

获取价格

ADC09xJ800 Quad, Dual, Single Channel, 800-MSPS, 9-bit, Analog-to-Digital Converter (ADC)
ADC09R03 ETC

获取价格

Analog to Digital Converter
ADC09SJ1300 TI

获取价格

ADC09xJ1300 Quad, Dual, Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ1300AAV TI

获取价格

ADC09xJ1300 Quad, Dual, Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ1300AAVQ1 TI

获取价格

ADC09xJ1300-Q1 Quad/Dual/Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ1300AAVT TI

获取价格

ADC09xJ1300 Quad, Dual, Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ1300AAVTQ1 TI

获取价格

ADC09xJ1300-Q1 Quad/Dual/Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ1300-Q1 TI

获取价格

ADC09xJ1300-Q1 Quad/Dual/Single Channel, 1.3-GSPS, 9-bit Analog-to-Digital Converter (ADC)
ADC09SJ800 TI

获取价格

ADC09xJ800 Quad, Dual, Single Channel, 800-MSPS, 9-bit, Analog-to-Digital Converter (ADC)