Data Sheet
ADAU7112
SPECIFICATIONS
DVDD = 1.10 V to 1.98 V, IOVDD = 1.70 V to 3.63 V, TA = 25°C, unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DIGITAL INPUT
Input Voltage
High Level (VIH)
0.7 ×
IOVDD
V
V
Low Level (VIL)
0.3 ×
IOVDD
Input Leakage
High Level (IIH)
Low Level (IIL) at 0 V
Input Capacitance (CI)
DIGITAL OUTPUT
Output Voltage
Digital input pins with pull-down resistor
Guaranteed by design
2.5
1
μA
μA
pF
2
High Level (VOH)
0.85 ×
IOVDD
V
V
Source current when output is high (IOH) = 1 mA
Source current when output is low (IOL) = 1 mA
Low Level (VOL)
0.1 ×
IOVDD
Digital Output Pins,
Output Drive
The digital output pins are driving low impedance
printed circuit board (PCB) traces to a high
impedance digital input buffer
IOVDD = 1.8 V Nominal
Drive Strength
IOVDD = 3.3 V Nominal
Drive Strength
2.8
10
mA
mA
PERFORMANCE
Dynamic Range
126
126
64×
dB
dB
20 Hz to 20 kHz, −60 dB input, A-weighted filter
(rms), relative to 0 dBFS output
A-weighted filter, fifth-order input, relative to
0 dBFS output
Only 64× is supported
DC to 0.45 × output sampling rate
Signal-to-Noise Ratio
(SNR)
Decimation Ratio
Frequency Response
Stop Band
−0.1
+0.01
dB
Hz
0.566 × output
sampling rate
(fS)
Stop Band Attenuation
Group Delay
Gain
Start-Up Time
Bit Resolution
75
4.47
0
dB
4.47
0
64
24
0
4.47
0
64
FSYNC cycles 0.02 fS input signal
dB PDM to PCM
FSYNC cycles After power-up reset and initialization code is run
Bits
Degrees
63
Internal and output
Interchannel Phase
CLOCKING
0
0
Output Sampling Rate (fS)
4
48
96
kHz
FSYNC pulse rate
Bit Clock Frequency (fBCLK
PDM_CLK Frequency
(fPDM_CLK
POWER
)
0.256
0.256
12.288
3.072
24.576
6.144
MHz
MHz
)
Supply Voltage
Digital Core Voltage
(DVDD Pin)
Input/Output (I/O)
Supply Voltage
(IOVDD Pin)
1.10
1.70
1.98
3.63
V
V
Supply for digital circuitry
Supply for I/O circuitry, including pads and level
shifters
Rev. 0 | Page 3 of 14