5秒后页面跳转
ADAU1761BCPZ-R7 PDF预览

ADAU1761BCPZ-R7

更新时间: 2024-01-31 15:26:51
品牌 Logo 应用领域
亚德诺 - ADI 解码器编解码器消费电路商用集成电路
页数 文件大小 规格书
92页 1103K
描述
SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL

ADAU1761BCPZ-R7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, LFCSP-32针数:32
Reach Compliance Code:unknown风险等级:5.63
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:S-XQCC-N32
JESD-609代码:e3长度:5 mm
湿度敏感等级:NOT APPLICABLE功能数量:1
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
认证状态:COMMERCIAL座面最大高度:1 mm
最大供电电压 (Vsup):3.65 V最小供电电压 (Vsup):1.8 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:5 mm
Base Number Matches:1

ADAU1761BCPZ-R7 数据手册

 浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第2页浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第3页浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第4页浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第6页浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第7页浏览型号ADAU1761BCPZ-R7的Datasheet PDF文件第8页 
ADAU1761  
Parameter  
Test Conditions/Comments  
Min  
Typ  
Max  
Unit  
PSEUDO-DIFFERENTIAL PGA INPUT  
Full-Scale Input Voltage (0 dB)  
Scales linearly with AVDD  
AVDD = 1.8 V  
AVDD = 3.3 V  
AVDD/3.3  
0.55 (1.56)  
1.0 (2.83)  
V rms  
V rms (V p-p)  
V rms (V p-p)  
Dynamic Range  
With A-Weighted Filter (RMS)  
20 Hz to 20 kHz, −60 dB input  
AVDD = 1.8 V  
92  
98  
90  
95  
dB  
dB  
dB  
dB  
AVDD = 3.3 V  
AVDD = 1.8 V  
AVDD = 3.3 V  
No Filter (RMS)  
Total Harmonic Distortion + Noise  
−1 dBFS  
AVDD = 1.8 V  
AVDD = 3.3 V  
−88  
−89  
dB  
dB  
Signal-to-Noise Ratio  
With A-Weighted Filter (RMS)  
AVDD = 1.8 V  
AVDD = 3.3 V  
AVDD = 1.8 V  
AVDD = 3.3 V  
PGA gain  
92  
98  
90  
95  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
mV  
%
No Filter (RMS)  
Volume Control Step  
Volume Control Range  
PGA Boost  
Mute Attenuation  
Interchannel Gain Mismatch  
Offset Error  
Gain Error  
Interchannel Isolation  
Common-Mode Rejection Ratio  
0.75  
PGA gain  
−12  
+35.25  
20  
−87  
0.005  
0
−14  
83  
dB  
dB  
dB  
100 mV rms, 1 kHz  
100 mV rms, 20 kHz  
Differential PGA inputs  
Scales linearly with AVDD  
AVDD = 1.8 V  
65  
65  
FULL DIFFERENTIAL PGA INPUT  
Full-Scale Input Voltage (0 dB)  
AVDD/3.3  
0.55 (1.56)  
1.0 (2.83)  
V rms  
V rms (V p-p)  
V rms (V p-p)  
AVDD = 3.3 V  
Dynamic Range  
With A-Weighted Filter (RMS)  
20 Hz to 20 kHz, −60 dB input  
AVDD = 1.8 V  
92  
98  
90  
95  
dB  
dB  
dB  
dB  
AVDD = 3.3 V  
AVDD = 1.8 V  
AVDD = 3.3 V  
No Filter (RMS)  
Total Harmonic Distortion + Noise  
−1 dBFS  
AVDD = 1.8 V  
AVDD = 3.3 V  
−70  
−78  
dB  
dB  
Signal-to-Noise Ratio  
With A-Weighted Filter (RMS)  
AVDD = 1.8 V  
AVDD = 3.3 V  
AVDD = 1.8 V  
AVDD = 3.3 V  
PGA gain  
92  
98  
90  
95  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
mV  
%
No Filter (RMS)  
Volume Control Step  
Volume Control Range  
PGA Boost  
Mute Attenuation  
Interchannel Gain Mismatch  
Offset Error  
0.75  
PGA gain  
−12  
+35.25  
20  
−87  
0.005  
0
Gain Error  
−14  
Rev. C | Page 5 of 92  

与ADAU1761BCPZ-R7相关器件

型号 品牌 描述 获取价格 数据表
ADAU1761BCPZ-RL ADI SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL

获取价格

ADAU1772 ADI Four ADC, Two DAC Low Power Codec

获取价格

ADAU1772BCPZ ADI Four ADC, Two DAC Low Power Codec

获取价格

ADAU1772BCPZ-R7 ADI Four ADC, Two DAC Low Power Codec

获取价格

ADAU1772BCPZ-RL ADI Four ADC, Two DAC Low Power Codec

获取价格

ADAU1777 ADI Four-ADC, Two-DAC, Low Power Codec

获取价格