5秒后页面跳转
AD9915-PCBZ PDF预览

AD9915-PCBZ

更新时间: 2024-02-08 14:31:23
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
48页 877K
描述
2.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

AD9915-PCBZ 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:,
针数:88Reach Compliance Code:compliant
ECCN代码:3A001.A.13.BHTS代码:8542.39.00.01
风险等级:2.16Is Samacsys:N
商用集成电路类型:TONE/MUSIC SYNTHESIZERJESD-609代码:e3
湿度敏感等级:3端子面层:Tin (Sn)
Base Number Matches:1

AD9915-PCBZ 数据手册

 浏览型号AD9915-PCBZ的Datasheet PDF文件第3页浏览型号AD9915-PCBZ的Datasheet PDF文件第4页浏览型号AD9915-PCBZ的Datasheet PDF文件第5页浏览型号AD9915-PCBZ的Datasheet PDF文件第7页浏览型号AD9915-PCBZ的Datasheet PDF文件第8页浏览型号AD9915-PCBZ的Datasheet PDF文件第9页 
AD9915  
Data Sheet  
Parameter  
Min  
Typ  
Max  
Unit  
Test Conditions/Comments  
PARALLEL PORT TIMING  
Write Timing  
1
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Setup Time to WR Active  
0
Address Hold Time to WR Inactive  
Data Setup Time to WR Inactive  
Data Hold Time to WR Inactive  
WR Minimum Low Time  
3.8  
0
2.1  
3.8  
10.5  
WR Minimum High Time  
Minimum WR Time  
Read Timing  
Address to Data Valid  
Address Hold to RD Inactive  
92  
0
ns  
ns  
69  
50  
69  
50  
ns  
ns  
ns  
ns  
RD Active to Data Valid  
RD Inactive to Data Tristate  
RD Minimum Low Time  
RD Minimum High Time  
SERIAL PORT TIMING  
SCLK Clock Rate (1/tCLK  
)
80  
MHz  
ns  
ns  
ns  
ns  
SCLK duty cycle = 50%  
SCLK Pulse Width High, tHIGH  
SCLK Pulse Width Low, tLOW  
SDIO to SCLK Setup Time, tDS  
SDIO to SCLK Hold Time, tDH  
1.5  
5.1  
4.9  
0
SCLK Falling Edge to Valid Data on  
SDIO/SDO, tDV  
78  
ns  
4
4
ns  
ns  
ns  
CS to SCLK Setup Time, tS  
0
CS to SCLK Hold Time, tH  
CS Minimum Pulse Width High, tPWH  
DATA PORT TIMING  
D[31:0] Setup Time to SYNC_CLK  
D[31:0] Hold Time to SYNC_CLK  
F[3:0] Setup Time to SYNC_CLK  
F[3:0] Hold Time to SYNC_CLK  
IO_UPDATE Pin Setup Time to  
SYNC_CLK  
2
2
2
ns  
ns  
ns  
ns  
ns  
0
0
IO_UPDATE Pin Hold Time to  
SYNC_CLK  
0
ns  
Profile Pin Setup Time to SYNC_CLK  
Profile Pin Hold Time to SYNC_CLK  
DR_CTL/DR_HOLD Setup Time to  
SYNC_CLK  
DR_CTL/DR_HOLD Hold Time to  
SYNC_CLK  
ns  
ns  
ns  
2
2
0
0
ns  
DATA LATENCY (PIPELINE DELAY)  
Single Tone Mode (Matched Latency  
Disabled)  
SYSCLK cycles = fS = system clock frequency  
in GHz  
Frequency  
Phase  
Amplitude  
320  
296  
104  
SYSCLK cycles  
SYSCLK cycles  
SYSCLK cycles  
Single Tone Mode (Matched Latency  
Enabled)  
Frequency  
Phase  
Amplitude  
320  
320  
320  
SYSCLK cycles  
SYSCLK cycles  
Rev. A | Page 6 of 48  

与AD9915-PCBZ相关器件

型号 品牌 描述 获取价格 数据表
AD9920A ADI 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator

获取价格

AD9920ABBCZ ADI 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator

获取价格

AD9920ABBCZRL ADI 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator

获取价格

AD9923A ADI CCD Signal Processor with V-Driver and Precis

获取价格

AD9923ABBCZ ADI CCD Signal Processor with V-Driver and Precis

获取价格

AD9923ABBCZRL ADI CCD Signal Processor with V-Driver and Precis

获取价格