5秒后页面跳转
AD9877ABS PDF预览

AD9877ABS

更新时间: 2024-01-10 00:26:50
品牌 Logo 应用领域
亚德诺 - ADI 调制解调器电信集成电路电信电路电缆调制解调器
页数 文件大小 规格书
36页 687K
描述
Mixed-Signal Front End Set-Top Box, Cable Modem

AD9877ABS 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:METRIC, QFP-100
针数:100Reach Compliance Code:compliant
ECCN代码:5A991.GHTS代码:8542.39.00.01
风险等级:5.84JESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:RECTANGULAR封装形式:FLATPACK
峰值回流温度(摄氏度):220认证状态:Not Qualified
座面最大高度:3.4 mm标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm

AD9877ABS 数据手册

 浏览型号AD9877ABS的Datasheet PDF文件第3页浏览型号AD9877ABS的Datasheet PDF文件第4页浏览型号AD9877ABS的Datasheet PDF文件第5页浏览型号AD9877ABS的Datasheet PDF文件第7页浏览型号AD9877ABS的Datasheet PDF文件第8页浏览型号AD9877ABS的Datasheet PDF文件第9页 
AD9877  
Test  
Temp Level  
Parameter  
Min  
Typ  
Max  
200  
4
Unit  
TIMING CHARACTERISTICS (10 pF Load)  
Wake-Up Time  
Minimum RESET Pulse Width Low (tRL)  
Digital Output Rise/Fall Time  
Tx/Rx Interface  
N/A  
N/A  
Full  
N/A  
N/A  
II  
tMCLK cycles  
tMCLK cycles  
5
2.8  
ns  
MCLK Frequency (fMCLK  
TxSYNC/TxIQ Setup Time (tSU  
TxSYNC/TxIQ Hold Time (tHD  
MCLK Rising Edge to RxSYNC/RxIQ/IF Valid Delay (tMD  
REFCLK Rising or Falling Edge to RxSYNC/RxIQ/IF Valid  
Delay (tOD  
)
Full  
Full  
Full  
Full  
II  
II  
II  
II  
66  
MHz  
ns  
ns  
)
3
3
0
)
)
1.0  
ns  
)
Full  
Full  
II  
II  
T
OSC/4 − 2.0  
TOSC/4 + 3.0 ns  
+1.0  
REFCLK Edge to MCLK Falling Edge (tEE)  
Serial Control Bus  
−1.0  
ns  
Maximum SCLK Frequency (fSCLK  
Minimum Clock Pulse Width High (tPWH  
Minimum Clock Pulse Width Low (tPWL  
Maximum Clock Rise/Fall  
)
Full  
Full  
Full  
Full  
Full  
Full  
Full  
II  
II  
II  
II  
II  
II  
II  
15  
MHz  
ns  
ns  
μs  
ns  
)
30  
30  
)
1
Minimum Data/Chip-Select Setup Time (tDS  
)
25  
0
Minimum Data Hold Time (tDH  
)
ns  
ns  
Maximum Data Valid Time (tDV  
CMOS LOGIC INPUTS  
Logic 1 Voltage  
)
30  
25°C  
25°C  
25°C  
25°C  
25°C  
II  
II  
II  
II  
III  
DRVDD − 0.7  
V
V
μA  
μA  
pF  
Logic 0 Voltage  
Logic 1 Current  
Logic 0 Current  
Input Capacitance  
0.4  
12  
12  
3
CMOS LOGIC OUTPUTS (1 mA Load)  
Logic 1 Voltage  
Logic 0 Voltage  
25°C  
25°C  
II  
II  
DRVDD − 0.6  
V
V
0.4  
POWER SUPPLY  
Supply Current, IS (Full Operation)  
Analog Supply Current, IAS  
Digital Supply Current, IDS  
Supply Current, IS  
25°C  
25°C  
25°C  
II  
III  
III  
233  
85  
228  
272  
mA  
mA  
mA  
Standby (PWRDN Pin Active)  
Full Power-Down (Register 0x02 = 0xF9)  
Power-Down Tx Path (Register 0x02 = 0x20)  
Power-Down Rx Path (Register 0x02 = 0x19)  
Reset (RESET Pin Active)  
25°C  
25°C  
25°C  
25°C  
25°C  
I
104  
10  
60  
265  
85  
113  
mA  
mA  
mA  
mA  
mA  
III  
III  
III  
III  
Power Supply Rejection (Differential Signal)  
Tx DAC  
8-Bit ADC  
25°C  
25°C  
25°C  
III  
III  
III  
<0.25  
<0.004  
<0.0004  
% FS  
% FS  
% FS  
12-Bit ADC  
Rev. B | Page 6 of 36  

与AD9877ABS相关器件

型号 品牌 描述 获取价格 数据表
AD9877ABSZ ADI Single Supply Cable Modem/Set Top Box Mixed Signal Front End (MxFE&reg;)

获取价格

AD9877-EB ADI Mixed-Signal Front End Set-Top Box, Cable Modem

获取价格

AD9878 ADI Mixed-Signal Front End for Broadband Applications

获取价格

AD9878BST ADI Mixed-Signal Front End for Broadband Applications

获取价格

AD9878BSTZ ADI Mixed-Signal Front End for Broadband Applications

获取价格

AD9878BSTZRL ADI SPECIALTY TELECOM CIRCUIT, PQFP100, MS-026BED, LQFP-100

获取价格