AD9870–SPECIFICATIONS (VVDDDDPI == 5V.D0DVF, =CLVKD=DA18=M3S.P3SV,,FVIFD=DC73=.3V5DMDHLz=, F3LO.3=V7, 1V.D1DMDH=z,VuDnDleHss=o3t.h3eVrw, VisDeDnQo=ted.)
Parameter
Conditions1
Min
Typ
Max
Unit
OVERALL
Analog Supply Voltage
(VDDA, VDDF, VDDI)
Digital Supply Voltage
(VDDD, VDDC, VDDL)
Interface Supply Voltage
(VDDH)
Charge Pump Supply Voltage
(VDDP, VDDQ)
Total Current
2.7
2.7
1.8
2.7
3.0
3.0
3.6
3.6
3.6
V
V
V
3.0
42
12
12
–1
–10
360
0.6
5.5
50.6
V
High IIP3 Setting
High IIP3 Setting
Low IIP3 Setting
High IIP3 Setting
Low IIP3 Setting
mA
dB
dB
dBm
dBm
Ω
SSB Noise Figure @ Max VGA Gain
Input Third-Order Intercept (IIP3)
–5
Input Impedance
Gain Variation Over Temperature
dB
PREAMP + MIXER
Maximum Input and LO Frequencies
300
MHz
LO SYNTHESIZER
LO Input Frequency
LO Input Amplitude
FREF (Reference) Frequency
FREF Input Amplitude
Minimum Charge Pump Output Current
Maximum Charge Pump Output Current
Charge Pump Output Compliance Voltage2
Synthesizer Resolution
7.75
0.3
0.1
300
1.0
25
3
MHz
V p-p
MHz
V p-p
mA
mA
V
0.3
Programmable in 0.625 mA Steps
Programmable in 0.625 mA Steps
0.625
5.000
0.25
6.25
VDDP – 0.25
18
kHz
CLOCK SYNTHESIZER
CLK Input Frequency
CLK Input Amplitude
Minimum Charge Pump Output Current
Maximum Charge Pump Output Current
Charge Pump Output Compliance Voltage2
Synthesizer Resolution
13
0.3
MHz
V p-p
mA
mA
V
Clock VCO Off
Programmable in 0.625 mA Steps
Programmable in 0.625 mA Steps
0.625
5.000
0.25
2.2
VDDQ – 0.25
kHz
SIGMA-DELTA ADC
Resolution
Clock Frequency (fCLK
Center Frequency
Dynamic Range
16
Bits
MHz
MHz
dB
)
13
18
f
CLK/8
BW = 10 kHz
88
Passband Gain Variation
0.5
dB
DECIMATOR
Decimation Factor
Passband Width
Passband Gain Variation
Alias Attenuation
Programmable in Steps of 60
60
85
960
1
50
%
dB
dB
GAIN CONTROL
Programmable Gain Step
AGC Gain Range (Continuous)
AGC Attack Time
16
25
dB
dB
µs
18
40
60
7000
Programmable
SPI
PC Clock Frequency
PD Hold Time
10
MHz
ns
10
1
SSI
CLKOUT Frequency
Output Rise/Fall Time
18
120
45
16
10
MHz
ns
ns
ns
ns
CMOS Output Mode, Drive Strength = 0
CMOS Output Mode, Drive Strength = 1
CMOS Output Mode, Drive Strength = 2
CMOS Output Mode, Drive Strength = 3
OPERATING TEMPERATURE RANGE
Basic Functions
Meets All Specifications
–40
–40
+95
+85
°C
°C
NOTES
1Standard operating mode: high IIP3 setting, synthesizers in normal (not fast acquire) mode, fCLK = 18 MHz, 25 pF load on SSI output pins: VDDx = 3.0 V.
2Voltage span in which LO (or CLK) charge pump output current is maintained within 5% of nominal value of VDDP/2 (or VDDQ/2).
Specifications subject to change without notice.
–2–
REV. 0