5秒后页面跳转
AD9832BRU PDF预览

AD9832BRU

更新时间: 2024-02-17 15:56:02
品牌 Logo 应用领域
亚德诺 - ADI 数据分配系统
页数 文件大小 规格书
16页 149K
描述
CMOS Complete DDS

AD9832BRU 数据手册

 浏览型号AD9832BRU的Datasheet PDF文件第1页浏览型号AD9832BRU的Datasheet PDF文件第2页浏览型号AD9832BRU的Datasheet PDF文件第4页浏览型号AD9832BRU的Datasheet PDF文件第5页浏览型号AD9832BRU的Datasheet PDF文件第6页浏览型号AD9832BRU的Datasheet PDF文件第7页 
AD9832  
(V = +3.3 V ؎ 10%; +5 V ؎ 10%; AGND = DGND = 0 V, unless otherwise noted)  
DD  
TIMING CHARACTERISTICS  
Limit at  
TMIN to TMAX  
(B Version)  
Parameter  
Units  
Test Conditions/Comments  
t1  
t2  
t3  
t4  
t5  
t6  
t7  
t8  
40  
16  
16  
50  
20  
20  
15  
20  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns max  
ns min  
ns min  
ns min  
ns min  
MCLK Period  
MCLK High Duration  
MCLK Low Duration  
SCLK Period  
SCLK High Duration  
SCLK Low Duration  
FSYNC to SCLK Falling Edge Setup Time  
FSYNC to SCLK Hold Time  
SCLK – 5  
15  
5
8
8
t9  
t10  
t11  
Data Setup Time  
Data Hold Time  
FSELECT, PSEL0, PSEL1 Setup Time Before MCLK Rising Edge  
FSELECT, PSEL0, PSEL1 Setup Time After MCLK Rising Edge  
t11A  
*
*See Pin Function Descriptions.  
Guaranteed by design but not production tested.  
t1  
MCLK  
t2  
t3  
Figure 2. Master Clock  
t5  
t4  
SCLK  
t7  
t8  
t6  
FSYNC  
t10  
t9  
D15  
D14  
D2  
D1  
D0  
D15  
D14  
SDATA  
Figure 3. Serial Timing  
MCLK  
t11A  
VALID DATA  
t11  
FSELECT  
PSEL0, PSEL1  
VALID DATA  
VALID DATA  
Figure 4. Control Timing  
REV. A  
–3–  

与AD9832BRU相关器件

型号 品牌 描述 获取价格 数据表
AD9832BRU-REEL ADI IC SPECIALTY TELECOM CIRCUIT, PDSO16, TSSOP-16, Telecom IC:Other

获取价格

AD9832BRU-REEL7 ADI 25 MHz Direct Digital Synthesizer, Waveform Generator

获取价格

AD9832BRUZ ADI 25 MHz Direct Digital Synthesizer, Waveform Generator

获取价格

AD9832BRUZ-REEL ADI 25 MHz Direct Digital Synthesizer, Waveform Generator

获取价格

AD9832BRUZ-REEL7 ADI 25 MHz Direct Digital Synthesizer, Waveform Generator

获取价格

AD9832-KGD-CHIPS ADI 25 MHz Direct Digital Synthesizer Waveform Generator

获取价格