AD9551BCPZ

更新时间： 2024-02-05 17:02:04

品牌	Logo	应用领域
亚德诺 - ADI		时钟发生器
页数	文件大小	规格书
40页	793K
描述
Multiservice Clock Generator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9551BCPZ 数据手册

AD9551

Input Receiver and Band Gap (Register 0x1A)

Table 27.

Address Bit

Bit Name

Description

0x1A

Receiver reset

Input receiver reset control. This is an autoclearing bit.

0 = normal operation (default).

1 = reset input receiver logic.

[6:2] Band gap voltage adjust

Controls the band gap voltage setting from minimum (0 0000) to maximum (1 1111).

Default is 0 0000.

Enable receiver power-down

Controls the option to power down the REFA and/or REFB receiver via Register 0x26[4]

and Register 0x1E[4], respectively.

0 = option disabled (default).

1 = option enabled.

Enable SPI control of band gap

voltage

Enables functionality of Bits[6:2].

0 = the device automatically selects receiver band gap voltage (default).

1 = Bits[6:2] define the receiver band gap voltage.

DCXO Control (Register 0x1B to Register 0x1D)

Table 28.

Address

Bit

Bit Name

Description

0x1B

Disable SPI control of DCXO

tuning capacitor

Disables functionality of Bits[5:0].

0 = tuning capacitance defined by Bits[5:0].

1 = the device automatically selects DCXO tuning capacitance (default).

Enable SPI control of DCXO

varactor

Enables functionality of Register 0x1C and Register 0x1D[7:3].

0 = the device automatically selects DCXO varactor (default).

1 = varactor defined by Register 0x1C[7:0] and Register 0x1D[7:3].

[5:0] DCXO tuning capacitor control

Higher binary values correspond to smaller total capacitance, resulting in a higher

operating frequency. Default is 00 0000.

0x1C

0x1D

[7:0] DCXO varactor control

[7:3] DCXO varactor control

Bits[12:5] of the 13-bit varactor control word.

Bits[4:0] of the 13-bit varactor control word. The default varactor control word is

0 0000 0000 0000.

Select 2× frequency multiplier

Select/bypass the 2× frequency multiplier.

0 = bypassed (default).

1 = selected.

DCXO bypass

Select/bypass the DCXO.

0 = selected (default).

1 = bypassed.

Unused

Unused.

Rev. B | Page 35 of 40

1...32 33 343536 37 38...40

中文翻译

下载PDF

与AD9551BCPZ相关器件

型号	品牌	获取价格	描述	数据表
AD9551BCPZ-REEL7	ADI	获取价格	Multiservice Clock Generator
AD9552	ADI	获取价格	Oscillator Frequency Upconverter
AD9552BCPZ	ADI	获取价格	Oscillator Frequency Upconverter
AD9552BCPZ-REEL7	ADI	获取价格	Oscillator Frequency Upconverter
AD9552PCBZ	ADI	获取价格	Oscillator Frequency Upconverter
AD9553	ADI	获取价格	Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9553/PCBZ	ADI	获取价格	Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9553BCPZ	ADI	获取价格	Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9553BCPZ-REEL7	ADI	获取价格	Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9554	ADI	获取价格	Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator